Achieved IPC Performance (Still the Foundation for Efficiency)

Author/Contributor:
Liedtke, Jochen; Elphinstone, Kevin; Schonberg, Sebastian; Hartig, Hermann; Heiser, Gernot; Islam, Nayeem; Jaeger, Trent

Publication details:
6th Workshop on Hot Topics in Operating Systems (HotOS)
pp. 28-31
0818678348 (ISBN)

Event details:
6th Workshop on Hot Topics in Operating Systems (HotOS)
Cape Cod, USA

Publication Date:
1997

Publisher DOI:
http://dx.doi.org/10.1109/HOTOS.1997.595177

License:
https://creativecommons.org/licenses/by-nc-nd/3.0/au/
Link to license to see what you are allowed to do with this resource.

Downloaded from http://hdl.handle.net/1959.4/39929 in https://unswworks.unsw.edu.au on 2023-09-15
Achieved IPC Performance
(Still The Foundation For Extensibility)

Jochen Liedtke ∗ Kevin Elphinstone † Sebastian Schönberg ‡ Hermann Härtig ‡
Gernot Heiser † Nayeem Islam ∗ Trent Jaeger ∗

Abstract

Extensibility can be based on cross-address-space communication or on grafting application-specific modules into the operating system. For comparing both approaches, we need to explore the best achievable performance for both models. This paper reports the achievable performance of cross-address-space communication for the L4 μ-kernel on Intel Pentium, Mips R4600 and DEC Alpha. The direct costs range from 45 cycles (Alpha) to 121 cycles (Pentium). Since only 2.3% of the L1 cache are required (Pentium), the average indirect costs are not to be expected much higher.

1 Motivation: extensibility

"Extensibility" is a relatively new buzzword in OS research. Nevertheless, the requirement for extensibility is neither specific to operating systems nor new. Editors are extended by macros associating new functions to keys, programming languages are extended by libraries, database systems are extended by application-specific functions, word processing systems are extended by customized texts, et cetera.

What makes extensibility an OS-specific topic?
Security and safety!

When extending an operating system by a new or modified service, we require that (a) the service can be introduced only for selected clients and that (b) a potential malfunction of the new service affects only those clients that use it. In accordance to (a), different clients can, of course, use different services for the same event. (a) is difficult because the operating system controls central resources; (b) is difficult because

(i) these resources are critical with respect to the correct functioning of the entire system and (ii) services need to be protected from each other making uncontrolled interference impossible.

The multiple-server approach

An obvious (and well-known) solution: use multiple servers, protect them by classical operating system mechanisms, i.e. address spaces, and make them freely attachable to applications. Basically, that is the μ-kernel approach, pioneered by Amoeba, Mach and Chorus, further developed by L4 [Liedtke 1995], Fluke [Ford et al. 1996] and others.

This method is best-suited to incorporate general, well-known software techniques for extensibility. Functionally, it is most flexible and most general.

However, good performance of the multiple-server technique requires that the direct and indirect costs of cross-address-space communication (including address-space switching) are sufficiently low. Unfortunately, years ago, IPC was considered to be expensive.

The grafting approach

A further solution is to graft additional modules into the monolithic server (the operating system). Early applications of this technique are widely used but insecure and/or of limited flexibility: mounting new file systems, adding new device drivers.


Necula and Lee [1996] developed a very interesting method of controlling grafts by mathematical proofs. However, currently this method is probably not (yet?) applicable to non-toy grafts.
Which approach should be preferred?

There are two scientific criteria for comparing the multiple-server against the grafting approach: functionality and performance. Liedtke [1995] showed that the \( \mu \)-kernel-based approach (multiple servers in multiple address spaces communicate via IPC) is at least as flexible as to modify a monolithic server. This includes policy extensibility since a real \( \mu \)-kernel is policy-free and permits to implement all policies at user-level. It is still not clear whether the reverse statement “modifying a monolithic server always gives the same flexibility” holds.

The second, and probably the more critical question, is performance.

Therefore, it is important to find the really achievable best performance of cross-address space communication. That is the topic of this paper. Section 2.1 reports the achieved best-case performance in the L4 \( \mu \)-kernel on Intel Pentium, Mips R4600 and DEC Alpha systems. Section 2.2 analyzes indirect costs for average and worst cases.

Of course, this is only one side of the coin. Comparably substantiated and comparably analyzed performance results are also required for the grafting model. Currently, the reported numbers are 6 to 80 times worse for grafting than the L4-based results (see section 3). However, there is no evidence how close the reported numbers are to the principally achievable performance.1

2 Achieved IPC performance

The L4 \( \mu \)-kernel is currently implemented for Intel 486 and Pentium [Liedtke 1996], Mips R4600 and DEC Alpha 21164 processors [Schönberg 1996]. Intel versions of L4 are available since early 1996. In the meantime, Linux was ported to run on top of the 486 and Pentium L4 \( \mu \)-kernels [Holmuth et al. 1996]. According Mips and Alpha versions are forthcoming.

On the Pentium processor, a simple IPC transfers up to 3 registers (plus sender id) from the sending to the receiving thread. R4600 and Alpha permit up to 8 registers. More complex communication can use application-specific memory sharing or the ability of IPC to copy longer messages between address spaces.

<table>
<thead>
<tr>
<th></th>
<th>cache lines used</th>
<th>cycles required</th>
</tr>
</thead>
<tbody>
<tr>
<td>Pentium</td>
<td>12 of 512</td>
<td>121</td>
</tr>
<tr>
<td>R4600</td>
<td>19 of 1024</td>
<td>86</td>
</tr>
<tr>
<td>Alpha</td>
<td>17 of 512</td>
<td>45</td>
</tr>
</tbody>
</table>

Table 1: Simple IPC performance.

2.1 Direct costs

Table 1 summarizes the direct costs (space and time) for a simple cross-address-space IPC. Address-space switch does not require a TLB flush in either system. Alpha and Mips have tagged TLBs, for Pentium, a segment-based technique is used to emulate a tagged TLB. The Pentium requires 121 cycles for a simple IPC, about 35 cycles more than Mips, 75 cycles more than Alpha. Mips R4600 is a single-issue processor while Pentium and Alpha are dual-issue machines (in the absence of floating point operations). The additional costs for the Pentium processor are due to its slow kernel-trap instruction.

These nevertheless small numbers show that IPC can be regarded as a simple, basic operation. In a way, it is similar to a complex microprogrammed instruction. This is corroborated by the small amount of first-level cache consumed by IPC. Tables 2 and 3 give a detailed breakdown of cycles and cache lines required.

2.2 Indirect costs

The simple IPC implementation is small enough to permit an in-depth performance analysis of the indirect costs. Currently, we have a detailed understanding what happens in the Pentium implementation.

None of the three mentioned implementations flushes the TLB on an address-space switch. So indirect TLB costs can only occur when the \( \mu \)-kernel uses virtual memory. Note that the Pentium does not support unmapped memory, i.e., operating system code and data is also part of virtual memory. This needs 4 TLB entries (of 96 entries) per IPC. Two of the entries are also used per incoming hardware interrupt, one is associated with the currently running thread. So we consider 3 of them to be always present. The fourth one is associated with the destination thread and should be present with a high probability if the destination is frequently accessed and we have no TLB thrashing situation. Since a TLB miss takes approximately 25 cycles, the average TLB-related indirect costs should not exceed 5 cycles.

---

1 Remember what happened in the IPC case: for years IPC was reported to cost about 100 \( \mu \)s (independent of the processor), then it improved to 5 \( \mu \)s, now 1 \( \mu \)s.
Table 2: Simple IPC, cycle costs.

<table>
<thead>
<tr>
<th></th>
<th>Pentium</th>
<th>R4600</th>
<th>Alpha</th>
</tr>
</thead>
<tbody>
<tr>
<td>enter kernel mode (trap)</td>
<td>1  52</td>
<td>23  25</td>
<td>1   5</td>
</tr>
<tr>
<td>ipc code</td>
<td>45  23</td>
<td>47  50</td>
<td>60  38</td>
</tr>
<tr>
<td>segment register reload</td>
<td>4  16</td>
<td>5  11</td>
<td>1   2</td>
</tr>
<tr>
<td>exit kernel mode (ret)</td>
<td>1  20</td>
<td>9   5</td>
<td>1   2</td>
</tr>
<tr>
<td>total</td>
<td>50  121</td>
<td>79  86</td>
<td>62  45</td>
</tr>
</tbody>
</table>

Table 3: Simple IPC, cache costs.

<table>
<thead>
<tr>
<th></th>
<th>Pentium</th>
<th>R4600</th>
<th>Alpha</th>
</tr>
</thead>
<tbody>
<tr>
<td>kernel code (L-cache)</td>
<td>6  2.3%</td>
<td>14  2.7%</td>
<td>13  5.1%</td>
</tr>
<tr>
<td>global kernel data (D-cache)</td>
<td>2  0.8%</td>
<td>1  0.2%</td>
<td>0  0.0%</td>
</tr>
<tr>
<td>thread kernel data (D-cache)</td>
<td>2  2.1.6%</td>
<td>2  1.6%</td>
<td>2  1.6%</td>
</tr>
<tr>
<td>total</td>
<td>12  2.3%</td>
<td>19  1.9%</td>
<td>17  3.3%</td>
</tr>
</tbody>
</table>

Costs related to cache misses might be higher. The worst possible case involves second-level cache misses and bus blocking due to write-back bursts. However, this worst case is very unlikely: Write-back overhead is usually hidden by write buffers, and the second-level cache of at least 256 K should contain the 12 lines that is 0.15% of the L2 cache used for IPC. For a reasonable very bad case, we assume that per IPC:

- the L1 cache contains no IPC-related data at all, i.e., that maximum L1 misses occur,
- no second-level cache misses occur, and
- cache refill is never delayed due to pending write-back operations.

Furthermore, we define a bad case where half of the IPCs perform very badly while the other half are best-case. This is a reasonable worst-case approximation for very short remote procedure calls. We assume that the calling IPC is always very bad as described above. However, the short remote procedure body will usually not conflict with the previously loaded 12 cache lines so that the reply is a best-case IPC.

To get an impression about the influence of the various memory systems, we measured bad-case and very bad-case costs on a 90-MHz Thinkpad without an L2 cache, a 133-MHz Server with 256-K L2 cache and a 166-MHz PC with also 256-K L2 cache. For the bad cases, instruction cache and data cache were systematically flooded prior to each IPC so that no IPC-related code and data were left in the L1 cache. The according flooding overhead was subtracted from the total time. For all measurements, the cpu-internal clock register which is incremented per processor cycle was used. Table 4 shows the resulting IPC costs for the ideal, bad and very bad case. Surprisingly, even the Thinkpad without L2 cache shows reasonable performance, 166 cycles overhead for the very bad case. The 166-MHz machine shows a bad case overhead of 74 cycles. So we conclude that in general, short IPC mostly takes between 120 and 200 cycles.

A nice behaviour is that cache overhead decreases
when IPC is used frequently. As a rule of thumb, the average cache-miss rate is expected to change by \( \frac{x-1}{x} \) when the cache size changes by a factor of \( x \). Applying this rule to the 2.3% of cache consumption by IPC, we would predict an increase of the cache-miss rate by a factor of \( \frac{12}{100} \times 5\% = 0.06\% \). Although this is a rule of thumb and thus wrong in many concrete cases, it gives us some impressions about the order of non-magnitude.

Weird Ideas: There might be a problem that some particular software has systematic conflicts with the cache lines used by IPC. Since the IPC code is so small, it could be replicated for various cache lines. The \( \mu \)-kernel could then from time to time randomly switch between them.

3 Comparison to grafting

<table>
<thead>
<tr>
<th></th>
<th>costs per page fault</th>
</tr>
</thead>
<tbody>
<tr>
<td>( L_4 ) Pentium 133 MHz</td>
<td>4.5 ( \mu )s 592 cycles</td>
</tr>
<tr>
<td>( \text{Spin} ) Alpha 193 MHz</td>
<td>29.0 ( \mu )s 3,857 cycles</td>
</tr>
</tbody>
</table>

Table 5: Simple Pager, Spin Versus \( L_4 \). Experiment: A user program accesses an unmapped page. The page fault is sent to a user-level pager which simply maps an existing page (no paging). Costs include all hardware, kernel and user-level operations required to resolve the page fault.

<table>
<thead>
<tr>
<th></th>
<th>overhead per graft invocation</th>
</tr>
</thead>
<tbody>
<tr>
<td>( L_4 ) Pentium 133 MHz</td>
<td>2...3 ( \mu )s 240...400 cycles</td>
</tr>
<tr>
<td>( \text{Vino} ) Pentium 133 MHz</td>
<td>102 ( \mu )s 12,240 cycles</td>
</tr>
<tr>
<td>Read-ahead Graft</td>
<td>156 ( \mu )s 18,720 cycles</td>
</tr>
<tr>
<td>Page-Eviction Graft</td>
<td>113 ( \mu )s 13,560 cycles</td>
</tr>
<tr>
<td>Scheduling Graft</td>
<td>251 ( \mu )s 30,120 cycles</td>
</tr>
</tbody>
</table>

Table 6: Vino Grafts Versus \( L_4 \) IPC. Vino-graft overhead includes sandboxing, transactions and locking. Result-checking and graft-functionality costs are not included.

4 Conclusion

We have some substantiated ideas about the architectural costs of IPC, i.e., the ideally achievable performance. In practice, no more than 100 to 200 cycles and 2.3% to 3.3% of the L1 cache are required. IPC is an order of magnitude faster than the reported costs of grafting kernels or servers. To decide whether grafting is a relevant technique, we need similar optimization efforts and analysis for the grafting approach.

References


