On-going improvements in the scaling of FPGA device sizes and time-to-market pressures encourage the use of module-oriented design flows , while economic factors favour the reuse of smaller devices for high performance computational tasks. One of the core problems in proposing dynamic modular reconfiguration approaches is supporting the differing communications needs of the sequence of modules configured over time . Proposals to date have not focussed on communications issues. Moreover, they have advocated the use of specific protocols , or they cannot be readily implemented , or they suffer from high overheads , or rely upon deprecated features such as tri-state lines . In contrast, we propose a methodology for the rapid deployment of a communications infrastructure that provides the wires required by dynamic modules and allows users to implement the protocols they want. Our aim is to support new tiled dynamically reconfigurable architectures such as Virtex-4, as well as mature device families.