Finding optimal L1 cache configuration for embedded systems

Download files
Access & Terms of Use
open access
Abstract
Modern embedded system execute a single application or a class of applications repeatedly. A new emerging methodology of designing embedded system utilizes configurable processors where the cache size, associativity, and line size can be chosen by the designer. In this paper, a method is given to rapidly find the L1 cache miss rate of an application. An energy model and an execution time model are developed to find the best cache configuration for the given embedded application. Using benchmarks from Mediabench, we find that our method is on average 45 times faster to explore the design space, compared to Dinero IV while still having 100% accuracy.
Persistent link to this record
Link to Publisher Version
Author(s)
Janapsatya, Andhi
Ignjatovic, Aleksandar
Parameswaran, Sri
Supervisor(s)
Creator(s)
Editor(s)
Translator(s)
Curator(s)
Designer(s)
Arranger(s)
Composer(s)
Recordist(s)
Conference Proceedings Editor(s)
Other Contributor(s)
Corporate/Industry Contributor(s)
Publication Year
2006
Resource Type
Conference Paper
Degree Type
UNSW Faculty
Files
download JanapsatyaFinding.pdf 295.74 KB Adobe Portable Document Format
Related dataset(s)