Hardware/Software managed scratchpad memory for embedded systems

Download files
Access & Terms of Use
open access
Abstract
In this paper, we propose a methodology for energy reduction and performance improvement. The target system comprises of an instruction scratchpad memory instead of an instruction cache. Highly utilized code segments are copied into the scratchpad memory, and are executed from the scratchpad. The copying of code segments from main memory tu the scratchpad is performed during runtime. A custom hardware controller is used to manage the copying process. The hardware controller is activated by strategically placed custom instructions within the executing program. These custom instructions inform the hardware controller when to copy during program execution. Novel heuristic algorithms are implemented to determine locations within the program tu insert these custom instructions, as well as tu chwse the best sets of code segments to he copied tu the scratchpad memory. For a set of realistic benchmarks, experimental results indicate the method uses 50.7% lower energy (on average) and improves performance by 53.2% (on average) when compared tu a traditional cache system which is identical in size. Cache systems compared had sizes ranging from 256 to 16K bytes and associativities ranging from 1 tu 32.
Persistent link to this record
Link to Publisher Version
Additional Link
Author(s)
Janapsatya, Andhi
Parameswaran, Sri
Ignjatovic, Aleksandar
Supervisor(s)
Creator(s)
Editor(s)
Translator(s)
Curator(s)
Designer(s)
Arranger(s)
Composer(s)
Recordist(s)
Conference Proceedings Editor(s)
Other Contributor(s)
Corporate/Industry Contributor(s)
Publication Year
2004
Resource Type
Conference Paper
Degree Type
UNSW Faculty
Files
download JanapsatyaHardware.pdf 660.71 KB Adobe Portable Document Format
Related dataset(s)