Implementation of Fast Address-Space Switching and TLB Sharing on the Strong ARM Processor

Download files
Access & Terms of Use
open access
Abstract
The StrongARM processor features virtually-addressedcaches and a TLB without address-space tags. A naive implementation therefore requires flushing of all CPU caches and the TLB on each context switch, which is very costly. We present an implementation of fast context switches on the architecture in both Linux and the L4 microkernel. It is based on using domain tags as address-space identifiers and delaying cache flushes until a clash of mappings is detected. We observe a reduction of the context-switching overheads by about an order of magnitude compared to the naive scheme presently implemented in Linux. We also implemented sharing of TLB entries for shared pages, a natural extension of the fast-context-switch approach. Even though the TLBs of the StrongARM are quite small and a potential bottleneck, we found that benefits from sharing TLB entries are generally marginal, and can only be expected to be significant under very restrictive conditions.
Persistent link to this record
DOI
Link to Publisher Version
Additional Link
Author(s)
Wiggins, Adam
Tuch, Harvey
Uhlig, Volkmar
Heiser, Gernot
Supervisor(s)
Creator(s)
Editor(s)
Translator(s)
Curator(s)
Designer(s)
Arranger(s)
Composer(s)
Recordist(s)
Conference Proceedings Editor(s)
Other Contributor(s)
Corporate/Industry Contributor(s)
Publication Year
2003
Resource Type
Conference Paper
Degree Type
UNSW Faculty
Files
download fass.pdf 135.65 KB Adobe Portable Document Format
Related dataset(s)