Rapid embedded hardware/software system generation

Download files
Access & Terms of Use
open access
Abstract
This paper presents an RTL generation scheme for a SimpleScalar / PISA Instruction set architecture with system calls to implement C programs. The scheme utilizes ASIPmeister, a processor generation tool. The RTL generated is available for download. The second part of the paper shows a method of reducing the PISA instruction set and generating a processor for a given application. This reduction and generation can be performed within an hour, making this one of the fastest methods of generating an application specific processor. For five benchmark applications, we show that on average, processor size can be reduced by 30%, energy consumed reduced by 24%, and performance improved by 24%. © 2005 IEEE.
Persistent link to this record
Link to Publisher Version
Author(s)
Peddersen, Jorgen
Shee, Seng Lin
Janapsatya, Andhi
Parameswaran, Sri
Supervisor(s)
Creator(s)
Editor(s)
Translator(s)
Curator(s)
Designer(s)
Arranger(s)
Composer(s)
Recordist(s)
Conference Proceedings Editor(s)
Other Contributor(s)
Corporate/Industry Contributor(s)
Publication Year
2005
Resource Type
Conference Paper
Degree Type
UNSW Faculty
Files
download PeddersenRapid.pdf 170.29 KB Adobe Portable Document Format
Related dataset(s)