

Harmoniac - a digital signal processor

# Author:

Connor, Philip Michael

# **Publication Date:** 1981

**DOI:** https://doi.org/10.26190/unsworks/4918

# License:

https://creativecommons.org/licenses/by-nc-nd/3.0/au/ Link to license to see what you are allowed to do with this resource.

Downloaded from http://hdl.handle.net/1959.4/56307 in https:// unsworks.unsw.edu.au on 2024-04-19

# HARMONIAC - A DIGITAL SIGNAL PROCESSOR

by

Philip Michael Connor B.E.

This thesis is an account of design work and its implementation submitted as full requirement for the degree of Master of Engin--eering, (Electrical), University of New South Wales, June, 1981. I hereby certify that the work contained in this thesis has not been submitted for a higher degree to any other university or institution.

Signature .

UNIVERSITY OF N.S.W. 92637 29. JUN 82 LIBRARY OF

# "HARMONIAC - A DIGITAL SIGNAL PROCESSOR"

This is an account of the design, construction and application of a low cost digital signal processor for audio frequency applications. The design shows how a fast, three address I6 bit computer with partitioned memory can be implemented with a relatively small amount of hardware. This implementation demonstrates the principles intended to achieve good performance and flexibility at low cost but is mot an attempt to build the smallest possible device.

The three address structure is achieved with a program wordlength of only I6 bits by limiting the addresses to five bits each and making all operations separate locations withim the 32 word address space. The main data memories are also accessed via locations in this space. The use of two buses allows simultaneous transfer of two operands to two destinations where they generally are operated on, providing a result at another address. The worst case execution time for normal operations is I50 nanoseconds. The use of auto-incrementing address registers on the main data memories allows greater speed in many algorithms.

An assembler written in Fortran, a debugging program and various utility programs such as a Fast Fourier Transform, real-time complex wave summation, division, logarithms and an exponential are described and listed. An integrated package for the analysis and resynthesis of the soprano singing voice which uses the above programs is described.

#### ERRATA

#### FOR

"HARMONIAC - A DIGITAL SIGNAL PROCESSOR"

Page 5, line I2 "....30 milliseconds for a 512 point..." Page I6 , line II "...very high speed (90 nanoseconds)." Page 50, line II "... via the TTY and line` printer." Page 69, line IO "...it would allow a shorter instruction cycle." Page 70 . line 18 "...used (in ALU) and the memory speed." In the Appendices: Page iii - xvi should be moved , replacing xlii, xliii. Page xxxv, line I3 "...see Appendix B , locations IDE - IFO." Page xlv Appendix IV has no heading : should be "HARMONIAC ASSEMBLER" Page lvi, Appendix V (last page), point IO " Total DIP count 440. (With 6K main memory, IK chips)"

On ALL Harmoniac Machine Language Listings the Decimal version of the program memory location has been inadvertently cut off the right edge of each page. The same information is given in Hexadecimal in the second column of the listing.

# HARMONIAC - A DIGITAL SIGNAL PROCESSOR

# INDEX

,

ACKNOWLEDGEMENTS						
1.	INTRODUCTION					
	1.1 H	listor	ical Review (Fig. 25)	3		
2.	ARCHITECTURE AND DESIGN CONSIDERATIONS					
	2.1 0	Genera	l Requirements	7		
	2.2 0	Operati	ions and Memory Required	9		
	2.3 T	The Cho	osen Structure (Fig. 1,2)	10		
	2.4 0	perati	ion Timing (Fig. 3)	13		
	2.5 0	)ther F	Possibilities (Table 1)	15		
3.	SECTIONAL DETAILS OF THE HARDWARE					
	3.1 C	Constru	uction (Fig. 4,5)	17		
	3.2 The Subsections:					
	3	3.2.1	The Control Section (Fig. 6,7,8,9)	20		
	3	3.2.2	The Direct Memory Access Section (DMA) (Fig. 10)	27		
	3	.2.3	The Main Data Memories (Fig. 21,11,12,12,14)	29		
	3	.2.4	The Arithmetic and Logic Unit (Fig. 15)	35		
	3	.2.5	Transfer and Right Shift Section	38		
	3	.2.6	The Sine Table Memory (Fig. 16,17)	38		
	3	.2.7	The Multiplier	41		
	3	.2.8	The Power Supply (Fig. 18,19,20)	42		

4. APPLICATIONS AND SOFTWARE

	4.1	Applications		
		4.1.1	Real Time	46
	•	4.1.2	Non-Real-Time Applications	47
		4.1.3	The Appropriate Applications	47
	4.2	Assemb	ler (Appendix IV, I)	48
		4.2.1	Debug Utility "HBUG"	50
		4.2.2	"MTEST" Memory and Communication Tester	50
	4.3	Signal	Processing Utilities Available for Harmoniac	51
		4.3.1	Sine-wave Synthesis ("SINSUM")(Fig. 22,23, 24,26)	51
		4.3.2	Maths, FFT and Power Spectral Analysis (Appendix II)	60
4.4 Signal Process -ix III)		•	Processing from the Host Computer (Append-	62
	4.5	Stand-a	lone Operation	63
	4.6	Maximum	Possible Speed	64
5.	CONC	CLUSION		70
REFERENCES				
APPE	ENDIC	ΈS		
		Appendi	x I - Operation Codes (Haref Listing)	i
		Appendi	x II - Spectral Analysis Package (Listing)	xvii
		Appendi	x III - Singing Resynthesis (Article)	XXX
		Appendi	x IV - Harmoniac Assembler (Listing)	xlv
		Appendi	x V - Specifications	lvi

## ACKNOWLEDGEMENTS

This work would not have been possible without the financial and personal assistance given by Macquarie University and the staff of the Speech and Language Research Centre (S.L.R.C.). In particular, I wish to thank A/Prof John Bernard who inspired the project from its beginning and my fellow workers, Harry Purvis, Mark Stevens, John Telec and Ian Yates, who worked tirelessly for nearly two years to complete it, and all the linguistic staff for their keen interest.

#### HARMONIAC - A DIGITAL SIGNAL PROCESSOR

#### 1. INTRODUCTION

Harmoniac is a signal-processing computer designed for audiofrequency applications. It was designed as a low-cost digital processor for those signal-processing tasks which had to be performed at or near a "real time" rate in the Speech and Language Research Centre at Macquarie University. The intention was to provide a minimum-cost resource with sufficient speed in typical audio-signalprocessing tasks to make flexible software simulations realistically usable for the researcher.

Even the fastest mini or micro computers are too slow to perform significant signal-processing tasks in real time. Some typical tasks in speech and music research include the production of power spectra, correlation digital filtering and the summation of sinusoids. As an example of the speed required, each sinusoid being used in the construction of a waveform requires one multiply, two adds, three memory operations and loop counting. A conventional minicomputer requires at least 15 µsec for this process when using 500 nanoseconds main memory. Since a new sample of the waveform must be produced at least once in 30 µsec, only two sinusoids would be possible. Similar operations are required for each pole or zero in a digital filter. The slow speed of a conventional machine derives from three limitations in design:

- There is only one main memory, so access is one datum at a time, with instruction accesses in between.
- (2) Memory needs to be large for general-purpose use so its speed must be slow to keep cost down.

(3) Only one arithmetic unit is used, and it is often optimised for floating-point operation.

Without excluding any of the advantages of the conventional sequential machine on these sequential signal-processing tasks, this design (Harmoniac) avoids some of the disadvantages by the following features:

- Memory is divided into four simultaneously accessible parts - two data memories, program memory and a sine look-up table. (See 2.3 for rationale.)
- (ii) Since the memories need not be very large for typical tasks, high speed (< 90 nanoseconds) static memory has been used.
- (iii) Auto incrementing/decrementing address registers have been incorporated on the data memories to avoid unnecessary instructions steps when processing arrays of data.
- (iv) The arithmetic unit, multiply and shift circuitry are separate and data retaining to provide very high speed processing and to reduce the need to store intermediate results in memory.
- (v) Schottky bipolar logic is used throughout to keep size and costs low. (Relative to more exotic logic such as ECL.)
- (vi) Multiple data paths (2) to allow full speed use of the two main memories and the processing elements. (See Fig. 1.)

Only 16-bit integer operations are provided as floating point is not required for normal signal processing. All instructions for this machine are executed in a 150 nanoseconds cycle except the multiply which requires two cycles.

The normal mode for use of this type of processor is as a slave to a normal minicomputer which provides program and data through a 16-bit interface. This type of connection minimises tedious machinelanguage software development as many of the non-critical tasks can be performed in a higher level language on the host machine (see 4.4 on Singing Voice synthesis as an example of such a division of labour). In this way only a few basic algorithms need to be developed for the signal processor. Those already written and in use are detailed in section 4.3. See section 4.5 for stand-alone operation.

# 1.1 Historical Review


Most recent types of stored-program digital computers have at some stage been used for some kind of signal processing, but here we will restrict our discussion to machines capable of some useful realtime processing of full audio-bandwidth signals. Such processing can be performed on a large mainframe computer although the cost is usually very high as such a machine is very inefficiently used in real-time audio tasks. The inefficiency derives from the very low usage of the large random-access memory and discs which are lying idle while the central processor is virtually fully occupied. This is an inappropriate use of the general-purpose mainframe type of processor. Some of the more appropriate, non real-time uses of mainframes in the musical field are covered by Mathews in ref. 17. The conventional minicomputer or microcomputer is simply too slow for significant real-time processing (see the introduction). So a more specialised machine has usually been employed in real-time audio applications.

- 3 -

These specialised machines have used a variety of approaches to achieve the processing speeds required, and most of these approaches are relatively expensive. The fastest machines have used Emitter Coupled Logic (ECL) in multiple-arithmetic units. Such machines are far more complex and expensive than Harmoniac so they will not be covered here. An example of a multi-arithmetic-unit machine is the Lincon Laboratory FDP, a fast programmable signal processor described in reference 1 (1971). It uses four AU's with a separate array multiplier. two data memories and employs 18-bit fixed-point arithmetic. The multiple arithmetic units (AU's) make the programming organisation of this machine somewhat difficult. It has been designed basically to be able to perform the basic butterfly (inner loop) operation of an FFT in one instruction, while allowing more generalpurpose operations to be performed with the same hardware. Another rather special-purpose machine is described in ref. 2 (1975). This machine, designed by Renato and De Mori, uses an ECL arithmetic unit, 14-bit precision and TTL memories to achieve high speeds without very high costs but the precision is a little low and the complexity rather too high to make comparison with a machine like Harmoniac fair. Both of these machines (ref. 1,2) can perform 512 ft. real time FFT's in under 3 milliseconds (versus approx. 20 milliseconds in Harmoniac).

Reference 10 describes the AP120B, a so-called "array processor" which achieves similar speed to the FDP (above) but operates with 38-bit floating-point arithmetic. This is considerably higher precision than is required for most audio processing tasks but it is interesting to see that its degree of parallelism is lower than Harmoniac in some respects (see Figure 25). It uses two blocks of accumulators, similar to the "scratch" memories of Harmoniac, with separate program and table memories as does Harmoniac. 64-bit in-

- 4 -



- 4a -

struction words allow a more powerful addressing and interconnection system, so that the ALU and multiplier can connect to all memories freely. There are some restrictions on such interconnections in Harmoniac, due to the 16-bit instruction word. Only the most useful connections are readily available. The AP120B allows for pipelining of operations to a larger extent than Harmoniac, mainly because it has a longer multiply time. The normal operation-execution time is very similar at 167 nanoseconds.

There are several simpler machines which are more fairly to be compared with Harmoniac. The SPS-41, described in ref. 14 (1975) is a 16-bit fixed-point machine with a 200 nanosecond instruction cycle which takes approximately 300 milliseconds for a 512-point real FFT (Harmoniac 20 milliseconds). It is a triple microprocessor machine with six ALU's, four multipliers and four memories. It seems to be more costly and complex than Harmoniac and of slightly lower performance. An even more comparable machine is described in ref. 6 (1978).

This is called G.A.S.P., a general-purpose signal processor designed and built at the University of Adelaide at about the same time as Harmoniac using similar chip types (similar level of integration). The main differences are the use of a floating-point arithmetic, 20-bit wordlengths, multiplexers instead of tristate buses and a single data memory. The cost and complexity of this machine is three times that of Harmoniac and its speed is similar on typical tasks. The greater wordlength is a definite advantage over Harmoniac.

The only powerful real-time audio-signal processor so far located which is simpler and cheaper than Harmoniac is the Lincon Laboratory microprocessor Linear Predictive Vocoder described in ref. 4. This is actually a general-purpose machine with a fixed program in ROM. It is

- 5 -

a 16-bit integer machine with a 150-nanosecond instruction cycle, one data memory, a separate 48-bit program memory and a four cycle (600 nanosecond) multiplier. The very large width of the instruction word allows powerful instructions but the single data memory would limit its performance relative to Harmoniac. It uses only 162 dual in-line packages compared to Harmoniac's 440. Package count has been kept low because very little data memory is provided (2000 words), highdensity chips have been used and the multiplier is only one quarter of a full array.

There are now several single-chip bipolar microprocessors intended for simple real-time signal processing. These are too limited in capacity to be compared with Harmoniac. It seems that they are intended for low-bandwidth digital filtering.

With this background it can be seen that Harmoniac fits in as a low cost, moderately high-performance signal processor. It has no exact equivalent amongst its peers but seems to give a higher performance to cost ratio than any in the literature except perhaps the Lincon Lab. machine in ref. 4. But the Lincon Lab. processor is not entirely comparable as its real-time signal-processing power is probably about half that of Harmoniac on tasks such as filtering and sinewave synthesis because of its single data memory and slow multiply.

The details of speed, precision, memory and instructions necessary for audio-signal processing are considered in the following sections 2.1, 2.2, and in greater detail in ref. 5.

- 6 -

#### 2. ARCHITECTURE AND DESIGN CONSIDERATIONS

# 2.1 General Requirements

The design of Harmoniac was undertaken after the author had completed the programming of a number of signal processing tasks in speech work. These included the design of an interactive Fourier transform, power-spectrum analysis package, various pitch-detection algorithms and an additive sinewave-synthesis routine. This experience showed that most of the speech processing tasks in the S.L.R.C. (Speech and Language Research Centre, Macquarie University) could be accomplished with a 16-bit integer machine, but that certain algorithms either required pre-scaling of the data (block floating point) or a longer wordlength in critical sections. A typical example is FFT's performed on 12-bit data. When the number of points in the transform exceeds 256, greater than 16-bit precision may be required to prevent overflow as the data grows by  $\sqrt{N}$ . Recursive digital-filtering processes often require wordlengths of 24-bits and more for stability and low noise (refs. 5, 16) although most filters for speech synthesis and linear-prediction analysis of speech can be implemented in 16- to 20-bit wordlengths.

A good compromise which can cope with most audio processing tasks is 20-bits (fixed point) per word but it was decided to stick with the minicomputer standard of 16-bits in this implementation, using block floating-point techniques (software exponent) where necessary to maintain precision. Occasionally double precision is necessary (see 4.3.1).

This compromise was made on the basis of lower cost, simpler interfacing to 16-bit machines and generally simpler hardware.

- 7 -

The processing speed required in a digital signal processor is always ultimately limited by a cost benefit ratio. If FFT processing of real-time audio data is taken as an example, there is ultimately a judgment to be made as to how often in time the results are required and how much detail in frequency is required. Typically results are required every 10 milliseconds but the frequency resolution is a compromise between smearing the analysis over too much time and getting the best resolution of frequency detail. To see only the major resonances in speech the frequency resolution need not be better than 100 or even 200 Hz.

The overall bandwidth to be dealt with is usually a much easier decision. For speech, 4 to 8 KHz is sufficient whereas music may require up to 15 or 20 KHz bandwidth. Musical analysis is perhaps an even finer art than speech analysis as it needs to be seen at several different resolutions in time and frequency at the same instant for every aspect to be covered.

Given a bandwidth requirement of 5 KHz and a resolution requirement of 40 Hz with 10 milliseconds between result frames, the system must generate spectra of 128 pts. ( $\sim \frac{5 \text{ KHz}}{40 \text{ Hz}}$ ) every 10 milliseconds. This requires a 256 point real FFT every 10 milliseconds, just possible in Harmoniac. (FFT execution time is proportional to N  $\log_2$  N.)

As mentioned in the introduction, each independent sinusoid generated or each pole/zero of a digital filter requires about one multiply, two adds, three main memory accesses and loop counting overhead - minimum of eight instructions in a two-operand machine such as Harmoniac, and generally more. Hence the processing speed required in such algorithms is easily calculated as (approx.): instruction time x 10 = time per pole (or sine). So a 150 nanoseconds instruction time implies 1.5 milliseconds for updating each pole in a simple filter.

Higher speeds can be obtained either by using a faster logic type or by eliminating instructions in the inner loop by the inclusion of more specialised hardware.

## 2.2 Operations and Memory Required

The usual integer operations must be available - logical (and/or), add, subtract, multiply, divide, shift and compare, and the use of two's complement arithmetic for these eight operations seemed to be the most pratical to use. The basic add, subtract, logical and compare operations have been implemented in a medium scale integrated arithmetic unit (using 74S181 chips). The frequent requirement for fast multiplies dictated the choice of an array multiplier rather than the usual shift/add variety. The very infrequent requirement for division in the signal processing allowed it to be left to a conventional softare shift and subtract algorithm employing the aritmetic unit.

The choice of logic type to be used was dictated by the need to keep the machine simple and cheap but at the same time as fast as possible. Emitter coupled logic (ECL) is expensive, large, and power-hungry while metal-oxide-semiconductor (MOS) large-scale integrated circuites (LSI) are far too slow. The availability of a large range of functions in mediumscale integrated-circuit chips in Schottky Transistor Transitor Logic STTL) made this the natural choice for a fast, cheap machine (in 1975).

Memory requirements for signal processing in real-time applications are usually quite modest. There are a few algorithms which require more than four thousand words of data memory and program/memory requirements are usually in the hundreds of words for a reasonably efficient machinecode implementtation of a Fast Fourier Transform. An early decision was taken to have each word in the program memory correspond to a complete instruction for speed and simplicity.

# 2.3 The Chosen Structure

Since most arithmetic operations require two operands and produce one or two results, it seemed natural that the machine should have two data buses in order to move both operands at once. For the same reason the memory in which the bulk operands are to be stored should be divided into two pieces separately accessible for the two buses. The other important structural choice from a speed point of view was to keep the stored program in a separate memory so that one instruction can be executed while another is being fetched pipelined instruction fetches. The block diagram in Fig. 1 shows the basic two-bus structure with three independent memories plus a table memory.

To keep the instruction wordlength short but allow powerful instructions, it was decided normally not to specify main memory addresses directly in the instruction word. Instead, addresses are normally set up be a separate instruction which stores the address in a memory-address register.


- 10 -

HARMONIAC' - 2'S COMPLEMENT ARITH. COMPUTER. (16 BIT INTEGER) +450 N SEC PER OPERATION BUS 1 BUS 0 -TO 64 K WDS MEM. SCRATCH SCRATCH OIRECTLY 16 WORD DIRECTLY 16 WORD IN A IN<sub>B</sub> A.L.U CUT OVASELAS ADD OR - - - -16 BIT TRISTATE - - -BUS 18 BIT IN TRISTATE INR M P Y BUS MSP L.S.P RIGHT SHIFT ONE PLACE A IN MEM DI O DOUT A A IN MEM DI DÖ 1 AÖ  $\mathsf{ROM} \underset{_{4095} \times 14 \, \mathsf{BIT}}{\sim}$ SINE TRANSFER- 1WD TRANSFER - 1WD CONTROL FLAGS CAN BE USED AS INPUT OUTPUT INMEDIATE BUS: FROM INSTR. REG DIRECT TO BUS 0 (OR 11 BITS FOR JUMPS) PCNT => 0+ + 127 CONSTANTS AND DIRECT ADDRESSING PROGRAM MEMORY DRAWING NO. 16 REG, 16 BIT PROJECT. HARMONIAC 1 SOURCE I SOURCE ADDR. DRSTN ADDR. SECTION. BLOCK DIAGRAM ADDR DATE. 179411 900 DESIGN. P CONNOR REVISION. DRAFT. N. STEYENS S.L.R.C. MACOUARIE ملم م<sup>5</sup>م L= 58. ... ليم و UNI.

The number of basic instructions required is small (approx. 8 sufficient) so it was decided to arrange the instructions and memory access ports together with a small set of general-purpose registers as one thirty-two-word address space. All instructions are executed as transfers within this directly addressable thirtytwo-location space. This means that only five bits are required for any address so that a three-address specification can be given in fifteen bits, one address being the common-destination address for both buses and the other two being the source addresses on each bus. As can be seen in the block diagram (Fig. 1) the top sixteen addresses are the "scratch" or general-purpose register set on each bus. The lower sixteen addresses are instruction inputs and data memory inputs and outputs.

Each instruction is a separate piece of hardware, except for those performed in the arithmetic unit. This allows for the possibility of asynchronous instruction execution where a slow instruction such as the multiply can be left to go to completion while several other instructions are executed. For this purpose an input register is provided on every instruction so that the results of the instruction are available any time after the propagation delay of that instruction. This feature, together with the use of tristate bus elements makes the design very flexible - one instruction could be substituted for another or new ones added if the address space is expanded. The general structure of an instruction is shown in Fig. 2.

- 11 -





The initial specification of addresses for the data memories is often done using a special mode where most of the instruction word is used as data directly onto bus zero, whence it can be stored into a memory-address register or any other register. If it is stored into the program counter, a jump is performed. This mode is called the immediate mode and a bit is reserved in the instruction word to specify it. In immediate-mode instructions, some

Lee ----


special decoding is performed to allow the maximum number of bits possible, particularly for jump instructions so that all jumps can be directly addressed (Fig. 8). If the immediate-mode bit is not set, the instruction is always a straight transfer from two of the thirty-two locations on the buses to a common pair of destination locations. Hence all the fifteen bits remaining in the instruction word are used to specify these three 5-bit addresses. Transfers between the lower addresses (containing instructions and main data memory) are effected by demultiplexers driven by the respective address fields of the instruction word and synchronised with the appropriate phases of the three phase clock. (See 3.2.1 and Fig. 6.)

For many signal processing tasks, programs can be devised where main data memory addresses do not need to be specified, except at the beginning of a processing loop, by using the hardware memory-address counters. These allow auto increment, decrement and reversed bit counting of addresses while processing an array (or two arrays) of data with the option of the address counting being triggered by either a read or a write to the respective memory. (See 3.2.3.)

# 2.4 Operation Timing

The basic timing of an operation is very simple as all that is necessary is to enable an output to drive the bus and, after data settles, provide a positive edge pulse to latch the data from the bus into its destination.

This can be seen in Fig. 3.



- 14 -

Fig. 3

The source is enabled first to allow for capacitive delays in charging the bus lines and then the destination pulse is generated to latch the data. A third phase (PHI 1) is provided to allow the next instruction to be decoded after it is fetched from the program memory, and to allow the main-memory-address setup time.

# 2.5 Other Possibilities

The unusual structure chosen did not lend itself to the use of bit-slice microprocessors - the other most suitable way to implement the arithmetic unit, compare-and-shift circuitry. Microprogramming was rejected on the grounds that it introduces further delay and would make the design more complex without providing a significant increase in speed, although it would have made programming easier. There is no significant speed improvement possible from microcoding as the instruction fetch is performed simultaneously with the execution of the previous instruction and all the memories are equally high speed. The instructions provided are almost microinstructions in their simplicity and the instruction decode and timing are extremely simple. (See Figs. 6 and 8 and ref, 15.)

Another major method of achieving a fast processor is the use of microprocessor arrays where each microprocessor has only moderate performance but the overall result is very fast execution of a complex algorithm (ref. 11, 12, 13). This approach was considered to be too difficult for the programmer in the case of many of the signal-processing algorithms although ways of treating them in parallel may be evolved in the future.

In a stand-alone signal processor it is often (not always) necessary to buffer a set of samples before beginning processing. This usually requires an interrupt structure and real time clock so that processing on a previous block can continue while a new block is being stored. This feature was not provided in Harmoniac as it was thought that a host microprocessor could provide such functions for minimum cost. See Table 1 for a summary of some of the relevant design alternatives.

- 15 -

# TABLE 1

Summary of possible alternatives NOT used in this design

- \* Floating point not essential.
- Longer wordlength not essential.
- Mos microprocessor array difficult to program (not always efficient).
- \* Bit-slice micro existing designs do not suit a double-data memory, double-data bus design.
- \* Microprogramming no faster because instruction fetch is a doubly overlapped pipeline arrangement and main memory is very high speed (100 milliseconds).
- \* ECL logic more expensive and physically larger.
- \* Interrupt logic not essential if host processor used. (For real-time operation the processor must be faster than necessary so some time is always wasted.)

Summary of Design Features of Harmoniac

- Very high-speed memory (90 nanoseconds) only a small amount required for typical algorithms.
- \* 4 separate, simultaneously accessible memories three can be accessed at one time and program memory fetch is at same time as instruction and execution.
- Two separate data buses provides simultaneous transfers of two operands to an operation.
- \* Major operations implemented in independent, asynchronous, data-latching blocks of hardware - to allow pipelining and to minimize storage of intermediate results.
- \* Operations and data memory parts treated as locations in a small 32 word memory space to minimise instruction width.

#### 3. SECTIONAL DETAILS OF THE HARDWARE

## 3.1 Construction


A single array of wire wrap sockets ("cambion") was employed to hold the 440 Schottky chips used in Harmoniac. This fits into a standard.19 inch (47.5 cm) rack mounting chassis approx. 10 cm high. No switches or controls were provided on the front panel as all control is executed through the host processor. A photograph of the chassis with the top up is shown in Fig. 4. The power-supply regulator is a conventional series-pass type mounted on the rear of the chassis to share the cooling fans which pressurise the interior where the logic chips are mounted. The airflow is in through the top and out through a slot along each side and a hole at the rear for the regulator heat-sink. The unregulated voltage (+ 12 VDC) is supplied from a separate chassis containing the power transformer, rectifier and associated components. All the logic is powered by 5 volts (at 27 amps).

The wire wrapping was done manually from computer-generated and checked listings. The program to verify the wire wrapping was specially written for this project in ALPHA-16 machine language for a Computer Automation ALPHA-16 minicomputer. Wrapping was point to point, level ordered over a ground plane.

Bus interconnections between sections of the machine were achieved by 16-core flat cable plugged into standard 16-pin sockets in the logic array. This system allows any section to be isolated from the bus for fault-finding purposes.

The layout of chips on the chassis is shown in Fig. 5.

#### - 17 -






Fig. 5

- 19

# 3.2 The Subsections

## 3.2.1 The Control Section

The basic timing of the machine, the scratch registers, the program memory and instruction decode are provided in the control section which can be seen in the lower left part of Fig. 5. It consists of thirty-two chips in the program memory array of 512 words and fifty-nine chips in the remainder. Detailed circuit diagrams are shown in Figs. 6, 7, 8 and 9.

The clock oscillator which times all events in the machine is basically a crystal oscillator, but for flexibility in the prototype a voltage controllable oscillator was used. The socket position 354 can be occupied either by a crystal of about 20 mHz or a voltagecontrol trim pot assembly, as shown in Fig. 6 (left centre). This oscillator drives a ring counter of three J - K flip flops which generates the basic three-hase timing waveforms (chips 351, 352). A stop switch is provided on the oscillator for static testing – Harmoniac is completely static in operation and can be run at any clock rate up to the maximum (approx. 20 mHz).

The program counter and associated logic is shown in Fig. 7. It is advanced at the beginning of each cycle by  $\Phi$ 1, addressing the next location in the program memory. Initially it is set to zero by the host processor vial MRL - . Jumps are executed by a store into the program counter via 301, 302, 303. Subroutine jumps simultaneously save the previous contents of the program counter into a latch (312-315) so that a return is possible. The "fill mux" is used only during direct memory access transfers which store into the program memory. Otherwise the "fill mux" (308-310) acts as a memory address driver for the program memory. The PROMS (programmable read-only memories) shown (365, 366) are not installed as yet in the prototype, but are intended to provide either a set of "system" subroutines or be used for a stand-alone, fixed software arrangement.

The program memory array (Fig. 8) stores 512 words of 16 bits. Its output is latched at the start of a cycle ( $\Phi$ 1) to provide the next instruction.

Also in Fig. 8 can be seen the "immediate-mode" bus drivers (321-323). These are used to provide part of the instruction word direct onto bus zero for execution of jumps (direct) and to give small positive numbers for simple arithmetic. A separate "immediatemode" bit of the instruction word is used to disable the normal source address for bus zero and to enable the five-bit source-zero field (see Fig. 1 bottom) directly onto bus zero together with 2 bits borrowed from the source and destination fields. The presence of a jump or jump-to-subroutine destination with the immediate-bit set is decoded to use the whole of the five-bit bus one-source address directly on bus zero as well as the normal seven immediate bits to give eleven bits for the jump address on bus zero with no operation being performed on bus one. This allows direct addressing for jumps within 2048 locations of program memory - more than sufficent for realistic algorithms. For convenience this address space has been divided into two parts with random-access memory (RAM) at the bottom and PROM at the top in normal operation. A switch is provided (see Fig. 7 Chip 756) to reverse this order for stand-alone operation putting the PROM at the bottom so that execution will begin in the PROM at power up (512 words are allowed for).


- 21 -

There are two immediate modes, one using six bits of the instruction word and the other seven bits. The mode is changed by a store into the arithmetic control flag (see Fig. 1 and ALU Fig. 15). The seven-bit mode restricts source addressing on bus one to the lower eight sources of operations and scratch registers and both modes prohibit storing into a scratch-register destination.

Fig. 9 shows the scratch-register files which are the top sixteen locations of each of the three address fields. The demultiplexers, chips 344-349, on Fig. 6 decode the source and destination addresses to drive the operation-input latches and tristate outputs respectively. The "NOP" operation, which inhibits an operation on one or both buses, is specified by all zeroes in one of the source fields. This is decoded by the source-enabling demultiplexers 347 and 349 to produce "BUSONOP" or "BUSINOP" which then inhibits the destination demultiplexer and prevents a tranfer on that bus. Note that the jump to subroutine or call instruction is destination zero, which normally causes a no-operation, but the presence of the immediate-bit set causes the jump to subroutine to be executed.

The fact that the next instruction is being fetched at the same time as the present instruction is being executed means that a jump instruction (or "subroutine call") will not prevent execution of the very next instruction in line. This next instruction could be called the "jump shadow" and must be kept in mind always when programming or some very unusual "bugs" can turn up.

- 22 -







Fig.

7.

1 24

1



Ы 18. 00 .

L

25

I.




Fig. 9

.

1

26 Т

## 3.2.2 The Direct Memory-Access Section (DMA)


In the prototype all communications with the outside world have been provided through the DMA channel. Although a programmed input/output section was allowed for in the design, it was not considered necessary in the prototype since all control and input/ output could be achieved through the host processor access to Harmoniac's memory. Some type of programmed or interrupt driven input/output would be essential in a stand-alone signal processor. In the prototype implementation the program and data are loaded via the DMA channel and any suitable locations in main memory are used as flags to tell Harmoniac to begin a process and to tell the host processor that a given stage is complete. (See section 4.3.1 and appendix III for examples.) For some applications an interrupt to the host is an advantage and this is provided.


A detailed circuit diagram of the DMA section is shown in Fig. 10 and its position in the chassis in Fig. 5 can be seen halfway up the right column of chips (bay 3). A total of fortythree chips is used in this section. A part of the DMA circuit is included in Fig. 14 (chips 86-99 and 133-135). The DMA signals to and from the host enter the chassis in four sixteen-core flat cables which plug into the chip-array socket positions 90, 99, 100 and 101. They are respectively, input data (to Harmoniac), output data, address for Harmoniac and the strobes and flags for timing the data transfer.

When a DMA transfer is requested by the host, the next instruction cycle is halted in  $\Phi$ 1 (phase 1) via DPEND (9/108 in Fig. 10 top RH) and chip 359 (Fig. 6 bottom GH). The "hold state" freezes the main timer (chips 351, 352) but allows the synchronised

- 27 -









DMA timer (chips 110, 111, 112) to continue. The memory write enables are generated from this DMA timer, so any writes underway to memory are completed. After the end of the normal phase 3, an extra seven phases are counted by the DMA timer to execute the DMA transfer requested.

All the memories are switched to the DMA address for the duration of the DMA cycle (DMACYC, 6/124, Fig. 10 bottom RH), but only the particular memory required is read or written. The top four bits of the DMA address select which memory is required. Fig. 21 shows the map of the address space as seen by the host.

Circuitry has been provided to read the contents of the program memory from the host although this is not essential for normal operation (chips 133-135 in Fig. 14 centre). This facility allows easy memory testing from the host.

The DMA address register is a counter so that only one address need be supplied to read or write any block of memory. When an address is received by Harmoniac, a DMA read is automatically executed at that address and the address is incremented ready for the next read. If the operation is to be a write to Harmoniac, the address supplied must be one less than the desired write address. The master reset pulse from the host (MRST-) initialises all flip flops in the machine and sets the program counter to zero. This can be used to execute a view program at any time by inserting a jump at location zero.

# 3.2.3 The Main Data Memories

Tow banks of three thousand (3K) words of 16 bits are installed in the prototype although each bank can be extended to 28K. The full memory-circuit diagrams are shown in Figs. 11, 12, 13 and 14. The memory-array circuit (Fig. 13) and the data-latch circuitry (Fig. 14)

- 29 -


each show chip numbering for both memories as these sections of the memories are identical except for the connection to pin 7 on chip 63/77 etc. (Bottom left of Fig. 14.) The memory arrays and support circuitry are located in the top and bottom of bay 3 (right column) and some of bay 2 in the chip-position diagram (Fig. 5). One hundred and eighty-four chips are used in the memory section, most of them 1024 bit static RAMS - either TTL 93425 or VMOS 2125 types.

The address and data inputs of the memories are latches as in any other operation, but the address latch is a counter and a multiplexer is provided on the address so that count up, count down and reverse-bit addressing can be achieved by a simple mode change (see Figs. 11 and 12). The bit reversal is achieved by a set of plug in jumpers on sixteen-pin headers (chips 9, 10, 39, 40). This feature is used in certain FFT algorithms. For a 1024 point transform the first ten bits of the address (0 + 9) are transposed (9 + 0) and the other bits connected normally so that each one K (1024 point) page is in bit-reverse order but the pages are in normal order. The address-mode change multiplexer is also used during a DMA cycle to drive the memory arrays with the DMA address. The current memory addresses are buffered onto the bus at locations in the operations field so that the addresses can be tested when the memories are in an auto-incrementing or decrementing mode.

Output data from the memory array is not latched as this would slow operation. A set of tristate buffers is provided to isolate the memory array from the bus in both memories.


To provide single instruction transfers of data and address to memory, a special address port is provided on memory one (see app. I, "MID/AD") which allows immediate mode to generate the address on bus zero while the data is transferred into memory via bus one.

- 30 -




- 31 -


4



- 32 -

Fig. 12.





- 34 -

## 3.2.4 The Arithmetic and Logic Unit

This section does adds, subtracts, "and", "or" and comparison tests all in two's complement arithmetic. The circuit is given in Fig. 15. The data is inverted by the input latches and output tristate buffers. The 74S181 medium-scale integration ALU chips are operating on inverted data and producing inverted results.

The ALU is an unusual section in that its input takes up five locations in the operations address field, but it has only one address for output (see appendix I). The output is available at the same address on both buses. This is extremely convenient when programming as the results of simple arithmetic are often required on either bus (or both) for subsequent operations.

The comparison can be in a variety of modes: equal, not equal, greater than (>), less than (<) and greater than or equal to (>) and the effect of a comparison instruction is to cause a skip of the following instruction if the condition specified is true. This is achieved by disabling the destination demultiplexers in the control section during phase 3 so that the destination registers are not clocked. The propagation delays which occur during comparison seem to be the main speed limitation in Harmoniac and could possibly be improved. The equals test uses the open collector "wired or" - the only critical resistive pull up.

An overflow flag and a half-scale flag are provided. The half-scale flag is set when an ALU operation makes the result bits 14 and 15 different, indicating that overflow is imminent. These flags can be read on the bus as bit zero of a location called AFLG (see app. I). The flag to be read is selected by an arithmetic mode change using chip 723. The mode change also sets the comparison mode and resets the overflow (OV) and half scale (HS) flags if required. The top bits AFLG are always zero (see 715, 732, 733, 730 Fig. 15).

There would be some speed advantage to be gained by using separate hardware for comparison so that the contents of the ALU were not destroyed when testing for the end of a loop in a program. This option was not chosen because of space limitations in the prototype chassis.




Fig. 15

- 37

1

## 3.2.5 Transfer and Right Shift Section

The use of two independent buses creates the necessity for transfers of data between locations which are on different buses. This could be done through the ALU but this would waste time in certain situations where the ALU is holding an intermediate result, so separate tristate latch/buffers have been provided to transfer in each direction.

Simple scaling of data by arithmetic right shifts is a common requirement in signal processing. For this purpose a single-place right shift register has been provided. It can be set up to shift into the most significant bit (MSB) either of: the previous MSB (arithmetic shift), zero (logical shift), the previous least significant bit LSB (rotate) or the overflow bit. A full circuit diagram for this section is shown in Fig. 16. It uses a latch which has the output bits wired one further up on the bus relative to the input bits.

### 3.2.6 The Sine Table Memory

For simplicity in stand-alone applications and speed in hostassisted applications a separate read-only memory (ROM) sine table has been provided (Fig. 17). This is addressed by sixteen bits (12 bit accurate) and produces a sixteen-bit result (accurate to 15 bits). It uses a commercial 1024 point by ten-bit quarter-cycle sine-table bipolar ROM (MMI 6068) combined with a set of four PROMS (DM8574) to give another 1024 points by four bits to provide a total of fourteen bits in ROM for each point on the quarter of the sine cycle.

The address and the table output are inverted as required to produce the full sine cycle from minus PI to plus PI where minus PI




Fig. 16

- 39

.




Fig. 17.

- 40 -

corresponds to an input of -32768 and plus PI corresponds to an input of +32767. The resultant output is scaled so that plus one corresponds to +32767 and minus one corresponds to -32768. This scaling given maximum precision and simplifies both hardware and programming. The maximum access time of the sine ROM is approximately two hundred nseconds with its associated logic, so an extra instruction time should be allowed before using the result of a sine table look up (PI = 3.1412 Radians).

## 3.2.7 The Multiplier

Multiplication is heavily used in most signal-processing tasks so a high-speed multiplier is necessary if fast processing rates are to be achieved. For this purpose a full two's complement 16 x 16 bit-array multiplier has been used in Harmoniac. Maximum delay through the multiplier is just over 200 nanoseconds, so a one-instruction delay is necessary for reliable results although in practice no delay was required in the prototype. Although single-chip multipliers are now available in 16 bit x 16 bit sizes, the prototype has used an array of 4 bit x 2 bit chips (93 S 43) that were available when it was under construction in 1976. Circuit diagrams of the array and the input/output latches are shown in Figs. 18 and 19 respectively. The chips implement the Booth-McSorley algorithm.

A double-precision result is produced with the high-order bits available on bus one and the low-order bits on bus zero. Signle-precision multiply and accumulate is provided via chips 253 and 254 (Fig. 18). An extra function, a long logical left shift (double precision) is included in the tristate cutput bus drivers by the use of four-bit multiplexers (74 S 257) in chips

- 41 -


243 to 250. This left shift is used in division algorithms and the other successive approximation tasks which need a doubleprecision left shift.

### 3.2.8 The Power Supply

As mentioned previously in 3.1 the regulator section is mounted on the logic chassis and the transformer, rectifier, electrolytics and circuit breaker are mounted on a separate chassis with two metre cables between the two chassis. A microswitch is provided on the lid of the logic chassis to cut the main supply (240 volt ac) if the lid is opened, thus preventing overheating caused by low air circulation.

The use of one logic family (STTL) exclusively in Harmoniac allows a single five-volt regulated supply. Current drawn in the prototype was approximately twenty-seven amps at five volts. A conventional series regulator was used for simplicity. No overcurrent shut down was provided, except for a D.C. circuit breaker just before the regulator (see Fig. 20 for details). Overvoltage and overtemperature protection are provided with a zener and a thermal bimetallic switch being used to trigger a large siliconcontrolled rectifier (SCR) if either condition occurs. The SCR is mounted on the regulator heatsink and, once fired, it short circuits the unregulated voltage until the circuit breaker (or the mains fuse) opens.

There would be a considerable power saving if a switching power supply was used, but this was not done in the prototype because of cost considerations.







Fig. 19

- 44

Fig. 20.



- 45

### APPLICATIONS AND SOFTWARE

# 4.1 Applications

Basically applications for such a processor are either real time or non-real time applications. Most stand-alone work would require real-time operation to avoid build-up of unprocessed data, whereas more flexibility is possible in a system supported by a host processor with fast mass storage like a hard disc (eg. a 16-bit microprocessor with a "Winchester"-type disc.

## 4.1.1 Real Time

The limits on real-time operation are easy to determine. The capacity depends on the bandwidth of the signal to be processed, the instruction rate, and the complexity of the algorithm. The maximum instruction rate in the prototype is 6.6 MHz or 150 nanoseconds per complete double word transfer and operation. A typical target bandwidth for high-quality audio processing might be 15 KHz or 33 microseconds per sample processed. Each sample must be processed synchronously with the external crystal clock of the analog data-acquisition system. It was found in a real-time sinusoid synthesis routine (Fig. 22 in 4.3.1) that approximately ten instructions are used in synchronisation by polling of a memory location (used as a timing flag from the host processor). Another twenty or thirty instructions are usually required to set up loops, so that the inner loop of the signal processing algorithm is limited to about 160 instruction times total for high-quality sound. This is sufficient for many useful algorithms (see 4.3.1) but not every possibility. Digital filters, sine-wave summation, linear predictive processes, and FFT analysis are all possible within bandwidth and complexity restrictions. Processes such as the FFT which require a buffer full of

- 46 -

samples can easily be double buffered to provide continuous processing. A fast disc is not usually necessary if real-time processing is possible.

## 4.1.2 Non Real-Time Applications

There are no fundamental limitations on algorithms which do not need to be executed within a specified time interval but many would require a large program memory space and hence become impractical. Another aspect to be considered is the programming effort required to implement the wide range of functions (such as floating-point operations) which may be required in the more complex algorithms. It would usually be simpler, and almost as fast, to implement algorithms with complex requirements on a machine with a higher level language. The type of non real-time algorithm which might be expected to be suitable to run on Harmoniac would be one using integer operations, but so many that they take a fair amount of time to complete (eg. a large or multiple FFT task, see 4.4).

### 4.1.3 The Appropriate Applications

The main advantage of this type of machine over a standard "black box" such as a spectrum analyser for rapid signal processing is that a more sophisticated, tailored algorithm can be run at high speed. In some cases, such as plain spectral analysis, there is no need for a tailored algorithm and in other cases speed may not be important or cost no object. But there is a class of tasks which require more speed than a standard LSI microprocessor can provide but not the sophistication or cost of a "mainframe". The disadvantage of the Harmoniac structure is that software is a little harder to write than in a single-memory machine. This difficulty arises from the "handedness" of the machine. Many operations require a particular operand on the left-hand bus (bus 1) when it was deposited on the right-hand bus (bus 0) by the last instruction. Hence some care needs to be taken

- 47 -

in choosing the initial placing of operands in memory and their subsequent handling in the "scratch RAM" memories. With practice this is not very difficult.

# 4.2 The Assembler

To facilitate the writing of software for Harmoniac a two pass assembler has been written. It is written entirely in Fortran IV and runs on a Hewlett Packard 21 MX which is interfaced to Harmoniac. The assembler should be easily adapted to run on any Fortran system. A full listing of the assembler itself is given in appendix IV. It is part of a package which includes a simple file-handling system, editor and loader. The instruction mnemonic set and some of the rules in using it are given in appendix I ("Haref"). Typical examples of assembler listings of programs can be seen in section 4.3.1 and 4.3.2 which follow.

In the program body the left column is a destination (common for both bus destinations) followed by a source one (left bus) and a source zero (right bus). Labels for jump destinations and data addresses are indicated by a "#" character. At the branch point of a jump (or call) the label occurs in the third column while the destination of the jump is labelled in the fourth column. Immediate mode is automatically used for labelled jumps. A no-operation on a given bus is indicated by a blank for the source on that bus (or "NOP"). Labels for addresses in the data memories appear in the second column, after the contents of the location are specified. Reference to these labels must occur in the third column and immediate mode is used to generate the address (limit 127). When a label in any field is not defined as data or a jump it is assumed to be a location in "scratch RAM".

- 48 -

A new program origin is indicated by "@PM, n n" in the first column and a new data origin is indicated by "@M1, nn" where n n is a positive decimal number. Data values for the current memory location are given as decimal numbers between -32768 and +32767.

When the 16-bit instruction code (or data) has been assembled it is listed in terms of field addresses and as a four-digit hexadecimal number with a decimal and hexadecimal address, and the operation code is stored in a buffer. At the end of assembly, the buffer (object code) is transferred to disc or direct to Harmoniac. The listing can be suppressed if desired.

Many common errors are detected and flagged. These are listed in "HAREF" Appendix 1. A summary of the errors and warnings and the memory space used is listed at the end of assembly, in case no other listing is generated. The warnings are to assist in the use of immediate mode - to make the programmer aware that he is using a combination of addresses which cannot be used with the seven-bit immediate mode (which uses source one bit three). If the 7-bit mode is not in use, the instruction is valid.

Usually the scratch locations (16) are automatically allocated as the otherwise undefined variable destination labels are encountered, but it is possible to define a set of eight labels which become the first eight scratch labels. These do not use the third source bit and are thus always available for use.

The assembler takes source from disc in successive small files, each separately accessed by six character names. For a given assembly run only the first four characters of a name are used, the other two allowing separate editing of each of the small files. All files assembled in one run must have the same first four characters. Hence a kind of linked assembly of several files is possible.

Results of an assembly are optionally sent direct to Harmoniac or placed in a disc file for later use.

#### 4.2.1 Debug Utility "HBUG"

Since Harmoniac has no front-panel controls, all control must be exercised by software, using the direct memory-access port. To enable hardware and software verification a de-bugging program called "HBUG" was written to run on the host processor. The initial version of this runs on the ALPA-16 processor and was written in machine language, communicating via the TTY.

"HBUG" has facilities to inspect and change ("I") any location of the program and data memories as well as search ("S"), fill ("F") and copy ("C") facilities. These can be used for simple memory testing, using the "search for not equal" command (S nn.mm.v N") after the memory has been filled from nn to mm with value v with a "F" command. The instruction registers and scratch RAM registers are not directly accessible via the DMA port so a breakpoint subroutine was written for Harmoniac which copies all the registers into standard memory tables so that they can be communicated to the user. This facility is exercised using a "B" command which inserts calls to the breakpoint subroutine whenever they are needed. A few locations in each memory and a few registers in the scratchpad memory must be reserved for the breakpoint routine to operate smoothly.

# 4.2.2 "MTEST" Memory and Communications Tester

To verify that the DMA link to the host processor and Harmoniac's memory are in good working order, a simple diagnostic was written in

Fortran. This writes patterns into Harmoniac's memory and reports any discrepancies when they are read back. It does not use any of the processing circuitry in Harmoniac so it can be used as the first stage in isolating a fault. The patterns used are firstly fixed-bit patterns, then rotating patterns and then an incrementing binary number.

The program is called from disc in the Hewlett Packard 21MX host system.

# 4.3 <u>Signal Processing Utilities Available for Harmoniac</u>

This section describes some of the utilities written for Harmoniac which are now in use at the Speech and Language Research Centre.

#### 4.3.1 Sine Wave Synthesis ("SINSUM")

A good general purpose utility for musical applications is a routine which can gnerate successive samples of a sum of sinusoids in real time. Such a utility is shown in Figs. 22, 24. It is based on a similar concept to the digital oscillator described in ref. 7. Parametric input is in a file of amplitudes and phase increments in memory one which can be changed at will by the host processor. Synchronisation with the sample rate set by the host is achieved through a location in memory defined as a flag. The host sets it to non-zero to initiate the processing for one sample and Harmoniac sets it back to zero when finished (see lines 70 to 75 for polling, lines 77 to 79 for reset, Fig. 22). Sample value is left in a predetermined memory location for the host to access. This routine produces 15 sinewaves with a 15 KHz bandwidth. There are several deficiencies in this routine which are corrected in a more advanced version shown in Fig. 23. The version in Fig. 23 uses double-precision phase angles to achieve 2 \*\* 31 points in frequency over a 15 KHz range and it changes parameters only at a zero crossing so that no discontinuities are heard. It is used in the singing-voice resynthesis system described in 4.4 and appendix III. It uses a buffer to store a large number of samples and is not oriented towards real time operation (parameters are changed at every zero crossing for program simplicity).

A close look at the single-precision sine-synthesis routine in Figs. 24, 22 will clarify some programming techniques. A table of the phases of each sine wave starts at memory zero location zero. The phase increments and amplitudes are stored in a coefficients table in memory one starting at location 121. Overall amplitude is stored at memory one, location 120. The result and flag are at 100 and 101. The arithmetic control word is set for seven-bit immediate mode at location one of the program. The memory control word is set (at location zero) to sine to pop memory one (increment on a read) and push memory zero (increment on a store - update of phase). Program memory locations are given in decimal in the RH column of the listing.

PAGE INE	ADDR	L HA MEM.	RMONI	AC ASS	SEMBLY	ig. 22 OF :	SIN #L	SUM GE ABELS(J	NN SI	NES MTS		DEC	ODE	D OB	JECT
2	NEW	PROGR		GMENT	BEGIN								-		-
		C574				#HERE	45 350	#HERE		1	M	1		500	50
		0000		Character	DECTN		4.0					0	0	0	50
5		C574	JMP	GMENI	BEGIN	#HER				1	M	1	0	500	
		0000	NOP			WI IL-IN	-					õ	õ	0	
				MAIN	MEM BE	GINS	@MO	, 0							
		0000			HASES										
		0000													
	0002	0000	0												
12				MAIN	MEM BE	GINS	@M1	, 120							
		01F4			MPLA										
		0064		特P	HIAMP										
		1770													
		0008													
		0120													
		1388													
		0190													
		1388													
22	0081	01F4	500										- 1 - 1		
		1388													
		0258													
	(BE) Construction of the	1388													
		02BC													
		0FA0 0320				12000									
		OBBB													
		0384													
		0700													
		OSEB													
33	0080	03E8	1000												1,000
		044C			SIL BUSIE										
		0320													
		0480													
		0258													
		01F4													
				MAIN	MEM BE	GINS	em1	,100							
				#D											
		0000													
				#F											
44	NEW	PROG	RAM S	EGMENT	BEGIN	IS @P	M, 0						-	-	
				/MC = N	IOP	, 9			*POP M	11	IM	4	0	9	
		PUSH				-		(T) (T) (T) (T)			The	5	0	0	
								SETUI			IM	5 15	0	121	
		FD19			FLG			#SAMLO A ZEI			IM	13	1		
		B420			IOP						IM	6	Ô		
					RANS							16		5	
		20E7		11 La 1 22 M	IDAT	MDAT			ADD PH	HIN					
		TO PI		-1	1.84/1.1.1										
				=A	LU	,0	\$	SINLO			IM	5	з	0	
					OF THI										

- 54 -Fig. 22

PAGE 2 HARMONIAC ASSEMBLY OF : SINSUM				
56 0008 30ED MPY =MDAT , SIN		12	7	13
57 0009 1C03 MDAT =NOP , ALU	*DLY F	7	0	З
58 **OR MPY				
59 000A 2090 ADD MPYH #SAMPL		8	4	16
60 000B 4063 #SAMPL ALU ALU		16	З	з
61 OOOC B84C COMP MOADDR 12	IM	14	5	12
62 000D 8407 JMP =NOP , #SINLD	*DO MOIM	1	0	7
63 **RE				
64 OOOE 20E7 ADD =MDAT , MDAT	*JMP S	8	7	7
65 **SHADOW				
66 * MPY BY OVERALL AMPL COEFT				
67 OOOF FD18 M1D/AD NOP #AMPLA	IM	15	Ö	120
68 0010 0000 NOP NOP		0	0	0
69 0011 30F0 MPY MDAT #SAMPL		12	7	16
70 *WAIT FOR HOST TO SET FLAG = O(DATA REC				
71 0012 FD06 M1D/AD NOP #FLGAD #HOSTWT	IM	15		102
72 0013 BBEO COMP MDAT O	IM	14	7	0
73 * WAITING FOR HOST TO TAKE LAST SAMPLE				
74 0014 8412 JMP NOP #HOSTWT	IM	1	0	18
75 0015 0000 NOP NOP		0	0	0
76 0016 FD84 M1D/AD MPYH #DATAD	IM	15	4	100
77 * SET FLG =1 TO TELL HOST DATA READY				
78 0017 8401 TRANS NOP 1	IM	13	0	1
79 0018 FDA6 M1D/AD TRANS #FLGAD	IM	15	5	102
80 0019 8402 JMP =NDP , #SAMLD	IM	1	0	2
81 001A 0000 NOP NOP		0	0	0
O WARNINGS TOTAL				
O ERRORS TOTAL				

# Fig. 23

2			D SUMMAT	ION SYNTHES	IS				
З									
4				HASE ADDITI	UN				
5		IGH ACCURA SUMMATION							
7				CALCS NHOP					
8				CALL (STACKE					
						TM	4	0	8
10	0108 940	O AC		O TM7 SET	INSUM ENTRY	TM	5	ö	0
11	* POP T	HE CNT/ADD	R PARAME	TERS		211	0	~	v
12	AASET II	P TO DO "N	HOP" SAM	PIEG					
13	OICC BC1	5 M1D/AD	NOP	#ENDRES		TM	15	0	21
14	01CD 54E	O #T1	MDAT	NOP	PTS TO END		21		0
				TACK IN M1					
				NOP			22	7	0
4 "7	ALCE ECT	C MIDIAD		ALDIC Y LICE JAC	A h41 (")[")	IM	15	0	60
18	01D0 E1F	7 ADD	MDAT	#PHASES ALU		IM	8		119
19	01D1 506	3 #CNT	ALU	ALU			20		З
	01D2 B4E	1 TRANS	MDAT	1 IS OVERA	LL AMP	IM	13	7	1
21	01D3 A46	O AND	ALU	0		IM	9		0
22	01D4 406	3 #ALUS	ALU	ALU USED	FOR SAMPLE		16	З	З
23	01D5 D91	7 MADDR		<b>#PHASES</b>	P M1, PUSH 0	IM	6	0	119
24	01D6 900	9 MC		9 PO	P M1, PUSH 0	IM	4	0	9
25	01D7 20E	7 ADD	MDAT	MDAT ADD L	SPS		8		7
	01D8 1C0				INLOP *				. 3
	01D9 000				WAIT ON MO PU		0	0	0
	01DA 202		AFLG	MDAT	*		8	1	7
	01DB 20E	3 ADD	MDAT	ALU A	DD MSPS *		8	7	З
30	01DC 1CO	3 MDAT		ALU PUSH	MSP		7		З
	01DD A06	B ADD	ALU	8 ROUND FO	RSINE	IM	8	З	8
	*								
				B*1024 SINE					
		Y AMPL OF			E OV & >=	IM	5	3	24
		D MPY					17		1.77
37	0150 209		MDVU	SALUS UPD	ATE SAMPLE		8		13
	01E1 406			ALLI	ATE SHIFLE		16		3
		4 COMP					14	2	20
40	01E3 857	B JMP	nondon	ASTNI OP		TM	1		472
41	01E4 20E				LSP ADD				7
42		STRUCTION			too test i i i def def		0	,	
				ING SO CAN					
		E PARAMETE							
	01E5 BA2				0 >0	IM	14	17	1
46	01E6 C56	A JMP			IF C=O NOW		1		490
47	01E7 000	O NOP					0	0	0
48	01E8 C57			#CONTIN E	XCE IF IS >0	IM	1	0	500
49	01E9 000	D NOP					0	0	0
50	OIEA BAO	O COMP	#ALUS	0	EG >=TEST	IM	14	16	0
51	01EB C57	4 JMP		#CONTIN #C	DNTI IF<0 LA	IM	1	0	500
		MOVE OF C	ONTROL P						
53	OIEC FC1			#NSINES		IM	15	0	60
50	01ED 981				ST INPUT)	IM	6	0	25
	May a prespect property of 1	B MC		24 PUSH1,	POPO	IM	4	0	
55	01EE 901								
55 56	01EF 22E	7 ADD		MDAT			8	23	
55 56 57	01EF 22E	7 ADD D MDAT	ALU	NOP #M	OVP		7	З	0
55 56 57 58	01EF 22E 01F0 1C6 01F1 F95	7 ADD D MDAT 5 COMP	ALU	NOP #M	DVP	IM	7 14	3	0 118
55 56 57 58 59	01EF 22E	7 ADD D MDAT 5 COMP D JMP	ALU	NOP #M #ENDPIN #MOVP	OVP	IM IM	7	3	0

		Fig.	23 (Contd.)				
61	* (20 PARAM SE	TS ALLOWED)					
	* MPY BY OVERA						
63	01F4 3205 MPY	#ALUS	TRANS #CONTIN AMPL		12	16	5
64	01F5 A2C1 ADD	#T2	1	IM	8	22	1
65	01F6 3C83 M1D/	AD MPYH	ALU		15	4	з
66	01F7 4480 #DP0	MPYH	NOP		17	4	0
67	01F8 5863 #T2		ALU		22	3	З
68	01F9 36A3 TRAN	S #T1	ALU		13	21	З
69	01FA 38A5 COMP	TRANS	TRANS REACHED END ?		14	5	5
70	01FB 856F JMP		#SAMLOP	IM	1	0 4	63
71	01FC 9009 MC		9 RESTORE MEM STATUS	IM	4	0	9
72	01FD 0401 JMP		RETURN		1	0	1
73	01FE 0000 NOP				0	0	0
74	DATA FILE FOR	MAIN MEM BE	GINS @M1, 20				
75	0014 0100 256	#NHOP					
76	0015 0900 2304	#ENDRES					
77	0016 0800 2048	<b>#RPTR</b>					
	* END RESULTS	AREA OF M1					
	the the last of the state of th	<b>#LITTLE</b>					
			GINS @MO, 25 PARAMETE	RS INP	UT F	ILE	
	0019 0002 2	#PARIN					
	001A 07D0 2000						
	001B 0000 0						
	0010 0008 200						
	001D 01F4 500						
	*ENDS AT 118						
			GINS @MO, 118 RUNNIN	IG PHAS	E TA	BLE	
	0076 0000 0						at min-
84	0077 0000 0 0078 0000 0	<b>#PHASES</b>	MOD				
			MSP GINS @M1,60 ** PARAME		001/1		
	003C 0002 2	MAIN MEM BE	GINS (MI, 60 ** PARAME	LIERS W	URNI	NG F1	LE
00	AA30 A3ED 1000	M A MCOL A	TWICE NO. OF SINES RE OVERALL AMPL	G			
7.3	003E 0000 0	HOLTAND	DVERALL AMPL				
04	003F 07D0 2000	MLLUTING	AGE INC MOD				
QL	0040 1389 5000		PL OF THIS COMPONENT				
	* THREE WORDS						
	VARNINGS TOTAL	that has had had that that had had had had been had that the	SOUL CITERI				
	ERRORS TOTAL						
v	THE TET WITCHE						

00 /







Fig. 24

57

٠



An expanded block diagram of Harmoniac

At location two of the program, memory one address is set to point at the first of the coefficients, beginning the loop which adds sine components to build up the resultant sample. The running-phase table address is initialised at location four and the initial value of the sample is zeroed at location five. At location six the current value of the running phase from memory zero is added to the phase increment. The updated value is stored back in memory zero at location nine. This phase is used to look up the sine table at location seven and the resultant sine is multiplied by the amplitude of this component (from memory one) in location eight. By location ten (Hexadecimal:A) the result of the multiply must be ready so it is added to the accumulating sample value in location ten and saved in location eleven (:B). A check is made at location twelve (:C) to see if all the sine components have been added in, if not a loop is made back to location seven. Note that the instruction after the jump is also part of the loop (location 14) and it is used instead of going back to the instruction at location six.

At the end of the loop the sample has accumulated and it is multiplied by the overall amplitude at locations 15(:F) and 17(:11) and placed in memory where the host will find it at 22(:16) after waiting for the host to accept the previous result by polling the flag memory location in a small loop at 18(:12), 19(:13) and 20(:14) for zero flag. The flag is then set to one to tell the host that the new sample is ready (at 24(:18)). After this the program loops back to do the next sample.

The listing of the double-precision sine-synthesis subroutine in Fig. 23 (SINSUM in FFT1DS) has several improvements to make it more practical to use. Double-precision phase calculation gives much finer control of frequency at a small cost in execution time (25% slower). It also detects positive zero crossings of the resultant waveform, changing the input coefficients only at these points to avoid step changes in the waveform. This section should be improved if real-time operation is required as the coefficients are changed at every zero crossing and every zero. It would be better to change at the first zero crossing of a buffer full of samples and do a default change of coefficients at the end of a buffer in coase no zero crossing occurred. (Limited space prevented this.)

Using a buffer, the double-precision sine-wave generator should be able to produce about eight to ten sines at a thirty microsecond sample rate. It has a signal to noise ratio of about 65 dB in the prototype of Harmoniac (see ref. 8, "Noise in Digital Oscillators").

#### 4.3.2 Maths, FFT and Power Spectral Analysis Package

In appendix II can be found the listings of a spectralanalysis package designed for rapid generation of power spectra, pitch analysis and smoothing of power spectra. It includes several general-purpose mathematical routines such as division, integer logarithmic routines and an exponential base two. It is basically a cepstral analysis routine used for speech analysis. In the initial implementation at the Speech and Language Research Centre, this transform package is used together with display and A/D (analog to digital) routines to produce four-colour spectrograms on a television display with a hardcopy facility.

The FFT (Fast Fourier Transform) subroutine itself begins on page eight, location 307 (see right column) of the listing in

- 60 -

appendix II. It uses a software system for bit reversed reordering (at location 39 and following) so that it can be used for any number of points that is an integer power of two. A program which uses the bit-reverse jumpers on the main memories has been written which runs significantly faster, but it lacks flexibility in the number of points that can be used. The routine shown is a translation of one given in Fortran by Markel in ref. 9 ("FFT Pruning"), which gives a time saving when smoothing transforms are being executed. (Where the number of input points is less than the number of output points.) The time-saving check is performed at location 327. A normal 512-point complex transform takes approximately 35 millseconds using this routine.

The FFT inner loop contains twenty-five instructions, performing one "butterfly" of the transform per pass. Most of the instructions are used for address calculation. At locations 370-372 can be seen a typical programming trick to allow the multiply instruction to execute fully without wasting any time waiting the one instruction delay required. Another instruction whose position was not very critical has been put between the initiation of the multiply and use of the result. This has been done to ensure the multiply was complete, although it was found to be unnecessary in the prototype.

The integer-divide subroutine can be found at location 198 in appendix II. It uses a conventional shift-left-and-subtract method and hence is not very fast. It was assumed that division will not be much used in signal processing. The inner loop contains eleven instructions, executed sixteen times so a division takes approximately thirty microseconds. The integer logarithm (base "e") is from location 27 to 111. It is based on the fractional log base e from 84 to 111, which calculates a power-series approximation to the logarithm. Execution takes approximately sixty microseconds. The log algorithm was translated from C.A.I. ALPHA-16 Assembler utilities. A table-lock-up algorithm would be about sixty times faster.

The method used to call the FFT and the power spectrum options is a loop polling a single flag location which is set up by the host processor when some operation is to be performed on a buffer of data. This loop (from 0 to 20) does a series of comparisons in the "notequals" mode so that a given option is not performed until the number of that option appears in the flag location.

Nested subroutines are used throughout this package. This has been achieved by careful attention to subroutine heirarchy and reservation of scratch registers to store return points - Harmoniac does not have a hardware stack. As an example DPNEG(248) is used by DIV(198) which is used by LOGF(84) which is used by 1 LOGE(27) which is used by 1 LOG 10(21) which is used by PWRLOG(155) which is used by PSPECT(465).

## 4.4 Signal Processing from the Host Computer

As an example of a full signal-processing algorithm which uses Harmoniac together with a host computer, a listing is given in appendix III of a singing-voice analysis and resynthesis routine which operates on the HP21MX in Fortran. It uses a modified version of the FFT package shown in appendix II for analysis with the sinewave resynthesis routine of Fig. 23 as one of the options (instead of the cepstrum option). This system has been implemented to re-

- 62 -

process noisy acoustic gramophone recordings of opera singers, and it has worked quite effectively, especially on the soprano voice. It is fully described in an article in the Speech and Language Research Centre's (S.L.R.C.) Working Papers which is included in appendix III.

The system is arranged so that both computers are processing simultaneously for maximum speed, but program memory limitations on the prototype of Harmoniac required that the pitch extraction section by partly done in the HP21MX and this is the limiting factor on processing speed. (Approx. 500 milliseconds per ten milliseconds processed.) Note that block floating point has been used to maintain high amplitude precision in the FFT's.

# 4.5 Stand-Alone Operation

The use of read only memory (ROM) for the program and addition of some analogue interface circuitry would make it possible to use Harmoniac as a stand-alone signal processor. The ROMs have been provided in the prototype together with a switch which allows the ROMs to be the lowest part of memory so that execution will begin on the program in ROM when power is switched on. (See Fig. 7.)

The extra circuitry required to implement an analog interface would be: a real time clock (2 chips), an interrupt line (six chips), analogue to digital (A/D) and digital to analogue (D/A) converters (six chips) plus a DC -DC converter to provide the negative supply required. This could not be implemented in the prototype because of a lack of space and time. In any case it would probably be cheaper and easier to use a standard 16-bit microcomputer as a host so that standard interfaces could be provided.

## 4.6 Maximum Possible Speed

Great care was exercised in the initial design of Harmoniac to keep the timing as simple as possible with a minimum number of gate delays in the more critical paths in order to allow high speed operation. In the case of bus transfers, phases two and three are used to place the data on the bus while phase three provides the setup time for the input latch on each operation. The chip configuration used would allow a clock period of 35 nanoseconds per phase, worst case, but this cannot be achieved in practice because of the comparison function loop and the main-memory address counters.

To achieve a simple comparison facility, the loop was incorporated into the arithmetic unit (using 74S181 chips). The comparison must either inhibit or allow the instruction which follows the comparison. To delay the decision of comparison any more than one instruction would make programming awkward. In order to inhibit the instruction following the comparison instruction and at the same time allow as much time as possible for the decision to be made, the result (true or false) of the comparison is used at the last possible point in the instruction execution. This is during phase three when the destination-enable pulse is generated via the demultiplexers 344, 345, 363 and 364 (Fig. 6, 74S138's). To be sure that no partial destination-enable pulse is generated, the comparison decision must be available at the input to these demultiplexers just before the start of phase three. The data upon which the comparison is to be made reach the arithmetic unit up to 43 nanoseconds after the previous phase three and the arithmetic unit may take up to 49 nanoseconds to deliver the decision back to chips 344 etc. (the demultiplexers). Hence the interval between the end of a phase three to

- 64 -

the start of the next phase three cannot be less than 92 nanoseconds. So the clock period must be 46 nanoseconds or more, giving an instruction execution time of 138 nanoseconds. The breakdown of these comparison delays is as follows:

(Refer to Figs. 15 and 6.)

PII	NS		CHIP NO.	CHIP TYPE	MAX.DELAY (nanoseconds	
2,	3		350	74S00	5	from $\phi_{3A}$ to demux. enable
5,	9		344(etc)	S138	11	through demux. to destination pulse
1, 1,	8 3		722 716	S 30 S 00	5 ) 5 )	to clock at ALU destination
9,	3		704(etc)	S175	17	to data at ALU (through latch)
19,	14		700(etc)	S181	30	to "=" output of ALU
12, 6,			725 724	S 86 S158	10.5 ) 7.5 )	through comparison mode control to "COMP"
2,	3		350	S 00	-2	(only differential delay of 350 relevant)
		1M	LEAD LENGTH	H DELAY	3	
					92	MAXIMUM DELAY FOR COMPARISON

This 92 nanoseconds represents the periods of two phases of the clock. Hence the worst-case minimum instruction cycle (three clock phases) is 138 nanoseconds if the comparison path is the limiting factor.

The main memories have a similar worst-case speed restriction. These will be analysed with reference to Fig. 10, where the memory write-enable pulses are generated, and Figs. 11, 12 which show the main-memory address generators. During the real cycles, there is no great problem as the address-change time and memory-access times are

- 65 -

just added together and need only be less than the full three-phase cycle by a margin of the time to charge up the bus and the setup time of the latch at the destination of the data. The address-change time is the time taken for the address counters on the memories to change after the previous read cycle (when "popping" data) and for that address to reach the memory chips. This period is 50 nanoseconds worst case for a read. The read-access time 60 nanoseconds worst case for the 93425 memory chips used. This bus-charge and setup time for the destination latch (8551) is 30 nanoseconds. These add up to a 140 nanosecond instruction cycle, but none of these periods need to be synchronised so that the worst-case conditions mentioned here are extremely unlikely to all occur together. It should be noted that there is a possible extra period of 8 nanoseconds in this cycle due to the 74S138 destination demultiplexers. The S138 which starts the address change may be different to that which latches the data at the destination so the difference between the maximum and minimum delays is relevant. This would lead to a possible 148-nanosecond cycle but this is even more unlikely in practice.

The timing of the main-memory write cycle is a little more critical as the address change during a succession of "push" instructions to main memory must occur in less than one clock period as the other two clock phases (2, 3) are used to generate the writeenable pulse. The new address must be stable at the memory chip inputs a few nanoseconds before the write-enable pulse arrives (the address setup time). An analysis of the delays in the chain from the last write-enable to the new address follows:

PINS	CHIP NO.	CHIP TYPE	MAX.DELAY (nanoseconds)	
2, 12 11. 3	58 58	74S12 S12	5 ) 5 ) 5 )	from LWEI neg. edge
11, 3 9, 3	59	\$00	5)	to addr. cntr. clock
2, 14	31(etc)	S161	10	to addr. change out of cntr.
6, 7	41(etc)	S253	20	to address at memory array (50 pF)
Total delay	from LWEI	to address	= 45 nano:	seconds

The worst-case memory address setup time available before the next write to memory is:

 $T_{SUP} = T_{CLK} - T_{ADDRCH} + T_{WEDLY}$   $T_{ADDRCH} \text{ is 45 nanoseconds}$   $T_{WEDLY} \text{ is the minimum delay from LWEI to the write-enable}$  pulse to the whole memory array, assumed 3 nano-secondsHence  $T_{CLK} = T_{SUP} + T_{ADDRCH} - T_{WEDLY}$  = 5 + 45 - 3 = 47 nanoseconds, assuming 5 nanoseconds setup

time on the 93425 or 2125 RAMs. ( $\mathrm{T}_{\mathrm{SUP}}$ )

The worst-case cycle-time limit due to main memory writes is 141 nanoseconds. This limit is more likely to be significant in practice than the read cycle because one slow memory chip or one slow address counter has a delay which is a greater proportion of the available time for the event, the address change, which must be completed in less than one clock period.

So, in a particular implementation of this design the most likely cause of the top-speed limit would be either the comparison delay (max. 138 nanoseconds per instruction) or the memory-write cycle which leads to an instruction cycle of 141 nanoseconds. Hence the design speed could be set at 140 nanoseconds.

In the prototype it would be expected that an instruction time of better than 140 nanoseconds should be possible as the delays in typical chips are generally less than the maximum figures quoted above. In actual operation of complex algorithms the minimum instruction time was found to be approximately 150 nanoseconds. This was apparently due to jitter in the master clock generator which could be seen in its waveform. The jitter was due to the use of a voltage controlled oscillator (74 S 124) in a relatively noisy electrical environment. This jitter could cause certain instruction periods to be up to 20% shorter than the average.

Unfortunately, it was not possible to acquire a suitable crystal to test the machine at full speed, although an "outboard" oscillator would be possible if it used a separate power supply. In any case the performance of the machine was quite adequate for the tasks for which it was designed at the Speech and Language Research Laboratory.

Several ways to improve the speed of the compare operation are possible. One would be to use selected chips in this area for maximum speed. Another method that would give a similar speed in the comparison as in transfer and other functions is to reduce the number of gates in the comparison path by reducing the flexibility of the compare. This would eliminate chips 725 and 724 in Fig. 15, giving a cycle of 111 nanoseconds. Unfortunately, this method would make programming very awkward as only the "equals" compare would be

- 68 -

available. Another method would be to extend the time available for the comparison by making the conditional instruction the second one after the comparison rather than the first. The conditional instruction is usually a jump so the instruction which follows it is always executed, even if the jump is not. Hence the comparison at present usually takes three instruction times (one is the jump shadow) so it would take four instruction times if the compare execution was delayed. There would then be a "compare shadow" instruction as well. This would be rather awkward for the programmer, although it would allow an instruction cycle.

A fourth method would be the use of separate comparison hardware. This would avoid the destruction of the previous ALU contents which occurs in the prototype but would be very expensive in terms of extra hardware. This method would both speed up the cycle time as well as eliminating instructions currently used to save and restore the ALU contents in certain loops. All of these methods for improving the comparison speed were rejected because they were either too expensive to implement (especially since the available chassis space was full) or too awkward for the programmer. The use of a crystal-controlled clock generator should allow the machine to run at a speed limited only by the comparison or the memory address change time, that is 140 nanoseconds worst case. The direct memory access feature, which stops and restarts the main timing ring, is designed to operate at clock periods down to 30 nanoseconds so it is not a limiting factor on Harmoniac's speed.

#### 5. CONCLUSION

Although Harmoniac has been successfully applied to most of the tasks for which it was designed, some areas leave room for improvement. The main limitation discovered was word length. Although 16-bit words are adequate in most applications envisaged, it was found that 20- or 24-bit data would have been desirable for FFT and filtering processes. In the FFT a kind of block floating point had to be used when 1024 PT. transforms were performed on 12-bit input data to avoid overflow during the transform, (i.e. pre-scaling and post-scaling of data). Extension of the machine to twenty bits would be quite easy except for the interface to a 16-bit machine. It would probably be simplest to provide direct access to the lower sixteen bits from the host and leave the program memory to sixteen bits.

The other area which could be improved in Harmoniac is processing speed. With the logic type and architecture used it should be possible to derive an instruction execution time of 110 nanoseconds maximum. It seems that this target was not met because of the method of comparison used (in ALU).

The most notable feature of this design is the use of only 16-bit wordlength in the program memory while maintaining speed and efficiency of hardware usage. Most signal processors have employed very large wordlengths in the program memory so that several addresses could easily be provided simultaneously. The method used to keep the program word short was to keep the number of instructions small and to treat main memory ports and all instructions like a small address space of thirtytwo words. This has allowed very simple interfacing to cheap minicomputers and a low overall cost of implementation of a fast signal processor.

# - 71 -

## REFERENCES

- "The FDP, a fast Programmable Signal Processor", I.E.E.E. T.C. Vol. C20 No. 1 Jan. 71 pp. 33-38, Bernard Gold, Irwin Lehow, Paul McHew, Charles Rader.
- 2. "A Special Purpose Computer for Digital Signal Processing" De Mori, Renato, T - C 75, Dec. 1202-1211.
- 3. "Digital Filter realisations using a special purpose stored program computer", White and Nagle, I.E.E.E. T.A.E. Oct. 1972, pp. 289-294.
- 4. Microprocessor realization of a Linear Predictive Vocoder, Hofstetter, Tierney, Wheeler, I.E.E.E. A.S.S.P. Vol. 25 No.5, October 1977.
- 5. "Digital Signal Processing", Rabiner and Gold, 1977.
- "G.A.S.P. A Fast General Purpose Signal Processor", Fensom, Smith and Ackland (University of Adelaide) paper given at the Conference on Computers in Engineering in 1978 Canberra, 23-25 August.
- 7. "A digital oscillator which can generate up to 256 sine waves in Real Time", Computer Music Journal No. 2, 19787 J. Snell
- 9. "FFT Pruning", J. Markel, I.E.E.E. Transactions on Audio and Electroacoustics, Vol. AU. 19 No. 4, December 1971.
- 10. "Array Processor Provides High Throughput Rates", W.R. Willmayer, Computer Design.
- 11 "Reflections in a pool of processors", S. Harbison and W.A. Wulf, Technical Report, Dept. Comput. Sci., Carnegie-Mellon University, Pittsburg, P.A., November 1977.
- 12. "Some Issues in Programming. Multi-mini-processors", A. Newell and G. Robertson, C.M.U. Report January 1975.
- "Programming Issues raised by a multi-microprocessor", A.K. Jones, R. Chansler et al Proc. I.E.E.E., Jan. 1978.
- 14. "Real-Time Linear Predictive Coding of Speech on the SPS-41 Triple Microprocessor Machine", Michael J. Knudsen I.E.E.E. & A.S.S.P. Feb. 1975, 140-145.
- 15. "Microprogramming a mini-computer for fast signal processing", T. Mulrooney, Electronics, March 16, 1978.
- 16. Effects of finite register length in digital filtering and fast Fourier transforms", A.V. Oppenheim and C.J. Weinstein, Proc. I.E.E.E. Vol. 60, pp. 956-976, Aug. 1972.
- 17. The Technology of Computer Music, M.V. Mathews, M.I.T. Press, Mass. 1969.
- 18. "LDVT: High Performance mini-computer for real-time speech processing", presented at the 1975 EASCOM Conf. Washington, D.C., Sept. 29-Oct. 1, 1975.

APPENDICES

APPENDIX 1

PAGE 1 HARMONIAC ASSEMBLY DF : HAREF 9 AUG 1979 ALL INSTR. SET LINE ADDR MEM. SOURCE CODE #LABELS(JMP) \*CMTS DECODED OBJEC

2 NEW PROGRAM SEGMENT BEGINS (PM, 0 3 0000 0000 NPCALL=NOP , NOP #START (JSUB) 0 0 0 4 0001 0421 JMP = AFLC , RETURN 1 1 1 1 5 0002 0842 IGADR = MADAR , I2 6 0003 0C63 0DAT = ALU , ALU 3 3 3 7 0004 1064 RSH/KC = TROI . TRIO 5 5 9 0006 186C MADR = MIAR , I4 8 0005 14A5 SIN/AC = TROI . TRIO 5 5 9 0006 186C MADR = MIAR , I4 10 0007 1CET MDAT = MDATI . MDATO 7 7 7 7 11 0008 2108 ADD = 21 .71 12 0009 2108 ADD = 21 .71 13 0006 2108 ADD = 21 .72 14 0008 2068 DR = 13 .50V 11 NBTALLED 18 8 12 0009 3520 TRANS = 73 .5IN 14 0008 390E CMP = 44 .BUSI *NOT INSTALLED 14 14 15 000C 30EC MPY = RSH .SMPYAD 12 12 12 12 16 000D 350D TRANS = 73 .5IN 17 000E 390E COMP = 24 .BUSI *NOT INSTALLED 14 14 14 18 000C 30EC MPY = RSH .SMPYA *SETS NORMAL MPY 15 15 15 15 50URCE ONE ERROR ! 99 50URCE 2ERD ERROR ! 99 50URCE 2ERD ERROR ! 99 20 * 50HVERIC SCE ZERD CAUSES IMMEDIATE MDDE 23 0011 8400 JMP = NOP .START IN 1 0 0 24 * SUBROUTING JMP KETURN SEQUENCE CAUSES 25 * THE "JMP SHADDW" INSTR STRAICHT AFTER 26 * CALL TO BE EXECUTED TWICE-PEWARE! 27 * INSTRUCTION AFTER A UMP SHADDW"). 29 * LABELS START WITH "#", ARE 6CHS LONG. 30 * JMP DEST LABELS ARE IN ATH FIELD. 33 * 4 * DURING 7 BIT IMMED INSTRS. NO HI SCR 35 * (224) OR HI SCES(37) AVAL ON BUS 1. 36 * (224) OR HI SCES(37) AVAL ON BUS 1. 37 * 6BIT IMMEDS 01VE ALL OPS AS NORMAL 38 * EXCEPT THAT SCR CANNOT BE WRITTEN. 40 * RSH/MEM CONTROL BIT USAGE AS BELOW 41 * USE SUM OF OPTIONS REG'D 42 * BOURING 7 BIT IMMED INSTRS, NO HI SCR 35 * (244) OR HI SCES(37) AVAL ON BUS 1. 36 * (244) OR HI SCES(37) AVAL ON BUS 1. 37 * 6BIT IMMEDS 01VE ALL OPS AS NORMAL 38 * EXCEPT THAT SCR CANNOT BE WRITTEN. 40 * RSH/MEM CONTROL BIT USAGE AS BELOW 41 * USE SUM OF OPTIONS REG'D 42 * BOUNGE (21) (6) I (6) I DOWN (22) 43 * MEMI STACK MEMO 44 * BOUTH! 45 * NOA(76) I HO NON (0) RAP (2)! 45 * NOA(76) I HO OPTIONS REG'D 55 * NOAME EGUI (16) I I DMA (6) I (1) 50 * SIMARAITH CONTROL BIT USAGE AS BELOW 51 * SIMARAITH CONTROL BIT USAGE AS BELOW 52 * USE SUM OF OPTIONS REG'D				
4 0001 0421       JMP       = AFLG       RETURN       1 <td></td> <td>0</td> <td>0</td> <td>0</td>		0	0	0
5       0002       0642       10ADR       =ALU       ALU       3       3       3         7       0004       1084       RSH/MC       =MPYH       MPYL       4       4       4         8       0005       14A5       SIN/AC       =TR01       , TR10       5       5       5         9       0006       18C6       MADR       =MIADR       , I4       4       4       4         9       0006       18C6       MADR       =MIADR       , I4       6       6       6         10       0007       1CET       =MDATI       , MDATO       7				
6 0003 0C63 0DAT =ALU , ALU , ALU , 4 6 0003 1045 SH/MC =MPH , MPYL , 4 8 0003 14A5 SH/MC =TR01 , TR10 , 5 9 0004 1866 MADR =M1ADR , I4 , 6 10 0007 1CET MDAT =MDAT1 , MDATO , 7 11 0008 2108 ADD =Z1 , Z1 , 8 8 8 8 12 0007 2527 AND =Z2 , Z2 , 9 9 9 9 13 0004 294A SUB =I1 , Z3 , 10 10 10 14 0008 204B DR =I3 , S0V , 11 11 11 15 000C 318C MPY =RSH , SMPYAD , 12 12 12 16 000D 35AD TRANS =Z3 , S1N , 13 13 17 000E 37CE COMP =Z4 , BUS1 *NOT INSTALLED , 14 14 14 18 000F 37CE TARNS =Z3 , STN , 13 13 17 000E 37CE COMP =Z4 , BUS1 *NOT INSTALLED , 14 14 14 18 000F 37CE COMP =Z4 , BUS1 *NOT INSTALLED , 14 14 14 19 0010 4210 SCRnn =SCRnn , SCRnn , SCRnn , 16 16 16 DE SUURCE DRE ERROR ! 97 20 * * * / 15 15 15 SUURCE CRE ERROR ! 97 20 * * * / 16 16 16 DE 22 *NUMERIC SCE ZERO CAUSES IMMEDIATE MODE 23 0010 8400 MP =NOP , *START , IM 1 0 0 24 * SUBROUTINE JMP/RETURN SEGUENCE CAUSES 25 * THE "JMP SHADOW 'NSTR STRATCHT AFTER 26 * CALL TO BE EXECUTED TWICE-REWARE! 27 * INSTRUCTION AFTER A JMP 15 EXECUTED 28 * BEFORE! THE JMP ("JMP SHADOW"), 29 * LABELS START WITH "#", ARE 6CHS LONG. 30 * JMF DEST LABELS ARE IN 4TH FIELD. 31 * SCRATCH VAR LABELS IN 18T 3 FIELDS. 32 * DATA MEM ADDR LABELS IN 20 FILD 33 * 44 * DURING 7 BIT IMMED INSTRS, NO HI SCR 35 * (>24) OR HI SCEG(>7) AVAIL ON BUS 1. 36 * (>24) OR HI SCEG(>7) AVAIL ON BUS 1. 37 * 6BIT IMMEDS GIVE ALL OPS AS NORMAL 38 * EXCEPT THAT SCR CANNOT BE WRITTEN. 39 * 40 * RSH/MEM CONTROL BIT USAGE AS BELOW 41 * USE SUM OF OPTIONS REG'D 42 * 43 * MEM1 STACK MEMO 44 * BOTH! 45 *				
7       0004 1084 RSH/MC =MPYH , MPYL       4       4       4         8       0005 14A5 SIN/AC =MPYH , MPATI , MDATO       7       7       7         11       0007 1(ET , MDATI =MDATI , MDATO       7       7       7         11       0008 2108 ADD = 21 , Z1       8       8       8         12       0007 2527 AND =Z2 , Z2       9       9       9       9         13       0006 2944 SUB =11 , Z3       10       11				
8       0005 1435 SIN/AC =TR01 , TR10       5       5       5         9       0006 1866 MADR =MIADR , 14       6       6         10       0007 1CE7 MDAT =MDAT1 , MDATO       7       7         11       0008 2108 ADD =Z1 , Z1       8       8       8         12       0007 2527 AND =Z2 , Z2       9       9       9         13       0004 294A SUB =I1 , Z3       10       10       10         14       0008 204B OR =I3 , S0V       11       11       11       11         15       0000 35AD TRANS =Z3 , SIN       13       14       14       14       14       14       14       14       16       16       16       16       15       15       15       15       15       15 <td></td> <td></td> <td></td> <td></td>				
9 0006 1866 MADR =MIADR , I4 6 6 6 6 10 0007 1627 MDAT = MDATI , MDATO 7 7 7 7 11 0008 2108 ADD =Z1 , Z1 8 8 8 8 12 0009 2529 AND =Z2 , Z2 9 9 9 9 13 000A 294A SUB =I1 , Z3 10 10 10 10 14 0008 2068 DR =I3 , SUV 11 11 11 11 15 000C 318C MPY =RSH , SMPYAD 12 12 12 12 16 000D 35AD TRANS =Z3 , SIN 13 13 13 13 17 000C 39CE COMP =Z4 , BUS1 *NOT INSTALLED 14 14 14 18 000F 30EF M1D/AD =Z5 , RMPYA *SETS NORMAL MPY 15 15 15 19 0010 4210 SCRn =SCRnn , SCRn 10 10 10 10 20 % 2 21 * FIRST 2 CHS DNLY REG'D 22 *NUMERIC SCE ZERO CAUSES IMMEDIATE MDDE 23 0011 8400 JMP =NOP , #START IM 1 0 0 24 * SUBROUTINE JMP/RETURN SEQUENCE CAUSES 25 * THE "JMP SHADOW" INSTR STRAIGHT AFTER 26 * CALL TO BE EXECUTED TWICE-BEWARE! 27 * INSTRUCTION AFTER UN SEQUENCE CAUSES 28 * BEFORE! THE JMP ("JMP SHADOW"). 29 & LABELS START WITH "#", ARE 6CHS LONG. 30 * JMP DEST LABELS IN 15T 3 FIELDS. 32 * DATA MEM ADDR LABELS IN 2ND FIELD 33 * 34 * DURING 7 BIT IMMED INSTRS, NO HI SCR 35 * (>24) OR HI SCES() NANH H FIELD. 32 * DATA MEM ADDR LABELS IN 2ND FIELD 33 * 44 * DURING 7 BIT IMMED INSTRS, NO HI SCR 35 * (>24) OR HI SCES() NANH LOPS AS NORMAL 38 * EXCEPT THAT SCR CANNOT BU RUTTEN. 39 * 40 * REH/MEM CONTROL BIT USAGE AS BELOW 41 * USE SUM OF OPTIONS REG'D 43 * MEM1 STACK MEMO 44 * BOTH! 44 * BOTH! 45 *		5	5	5
10       0007       1CE7       MDAT       =MDAT1       ,MDAT0       7       7       7         11       0008       2108       ADD       =Z1       ,Z1       8       8       8         12       0009       2529       AND       =Z2       ,Z2       9       9       9         13       00008       2626       AND       =Z2       ,Z2       9       9       9         14       00008       2626       AND       =Z2       ,Z2       9       9       9         14       0008       268       DR       =I3       ,SOV       11       12				
11       0008       2108       ADD       =71       ,72       9       10       10       10       10       10       10       10       10       10       10       10       11 <td< td=""><td></td><td></td><td></td><td></td></td<>				
13 000A 294A SUB =11 ,Z3 10 10 10 10 14 000B 206B OR =13 ,SUV 11 11 11 11 15 000C 31BC MPY =RSH ,SMPYAD 12 12 12 12 16 000D 35AD TRANS =Z3 ,SIN 13 13 13 17 000C 39CE COMP =Z4 ,BUS1 *NDT INSTALLED 14 14 14 18 000F 3DEF MID/AD =Z5 ,RMPYA *SETS NORMAL MPY 15 15 15 19 0010 4210 SCRnn =SCRnn ,SCRn SDURCE ONE ERROR ! 99 SOURCE ONE ERROR ! 99 SOURCE ZERO ERROR ! 97 20 * * / 16 16 16 DE 23 0011 8400 JMP =NOP , #START IM 24 * SUBRUTINE JMP/RETURN SEQUENCE CAUSES 25 * THE "JMP SHADOW". INSTR STRAIGHT AFTER 26 * CALL TO BE EXECUTED TWICE-BEWARE! 27 * INSTRUCTION AFTER A JMP IS EXECUTED 28 * BEFORE! THE JMP ("JMP SHADOW"). 29 * LABELS START WITH "#*,ARE 6CH6 LONG. 30 * JMP DEST LABELS ARE IN 15T 3 FIELDS. 32 * DATA MEM ADDR LABELS IN 2ND FIELD 33 * 34 * DURING 7 BIT IMMED INSTRS, NO HI SCR 35 * (224) OR HI SCES(>7) AVAIL ON BUS 1. 36 * (A8 BIT 3 OF SCE! USED BY 7BIT IMMED) 37 * 6BIT IMMEDS GIVE ALL OPF AS NORMAL 38 * EXCEPT THAT SCR CANNOT BE WRITTEN. 40 * RSH/MEM CONTROL BIT USAGE AS BELOW 41 * USE SUM OF OPTIONS REG'D 42 * 43 * MEMI STACK MEMO 44 * BDTH! 45 *		8	8	8
14 0008 2068 OR =13 ,SOV 11 11 11 11 15 0000 318C MPY =RSH ,SMPYAD 16 0000 35AD TRANS =Z3 ,SIN 17 0006 39CE COMP =Z4 ,BUS1 *NOT INSTALLED 18 0007 3DEF MID/AD =Z5 ,RMPYA *SETS NORMAL MPY 19 0010 4210 SCRnn =SCRnn ,SCRnn SOURCE ONE EROR ! 99 20 * = ' 21 * FIRST 2 CHS ONLY REG'D 22 *NUMERIC SCE ZERO CAUSES IMMEDIATE MODE 23 0011 8400 JMP =NOP ,#START IMEDIATE MODE 23 0011 8400 JMP =NOP ,#START IMEDIATE 24 * SUBROUTINE JMP/RETURN SEQUENCE CAUSES 25 * THE "JMP SHADDW" INSTR STRAIGHT AFTER 26 * CALL TO BE EXECUTED TWICE-DEWARE! 27 * INSTRUCTION AFTER A JMP IS EXECUTED 28 * BEFORE! THE JMP ("JMP SHADDW"). 29 * LABELS START WITH "*,ARE 6CHS LONG. 30 * JMP DEST LABELS ARE IN 4TH FIELD. 31 * SCRATCH VAR LABELS IN 1ST 3 FIELDS. 32 * DATA MEM ADDR LABELS IN 2ND FIELD 33 * 4 * DURING 7 BIT IMMED INSTRS, NO HI SCR 35 * (224) OR HI SCES(>7) AVAIL ON BUS 1. 36 * EXCEPT THAT SCR CANNOT BE WRITTEN. 37 * 6BIT IMMEDS GIVE ALL OPS AS NORMAL 36 * EXCEPT THAT SCR CANNOT BE WRITTEN. 37 * 6BIT IMMED SIT STACKI MEMO 44 * BOTH! 45 *	12 0009 2529 AND =Z2 ,Z2	9	9	9
15 000C 31BC MPY       PRSH       SMPYAD       12 12 12         16 000D 35AD TRANS       =Z3       SIN       13 13 13         17 000E 39CE COMP       =Z4       BUS1 *NOT INSTALLED       14 14 14         18 000F 3DEF       MID/AD =Z5       RMPYA *SETS NORMAL MPY       15 15 15         19 0010 4210 SCRnn       =SCRnn       SCRnn       16 16 DEI         SOURCE DNE ERROR !       99       .       .       .         20 *       =       .       .       .       .         21 * FIRST 2 CHS ONLY REG'D       .       .       .       .       .         20 *       =       .       .       .       .       .       .         20 *       =       .	13 000A 294A SUB = I1 , Z3	10	10	10
16 0000 39AD TRANS =Z3 , SIN       13 13 13         17 000E 39CE COMP =Z4 , BUS1 *NOT INSTALLED       14 14 14         18 000F 3DEF MID/AD =Z5 , RMPYA *SETS NORMAL MPY       15 15 15         19 0010 4210 SCRnn =SCRnn , SCRnn       16 16 16 DEI         SOURCE ONE ERROR ! 99       .         20 * = , '       .         21 * FIRST 2 CHS ONLY REQ'D       .         22 *NUMERIC SCE ZERO CAUSES IMMEDIATE MODE       .         23 0011 8400 JMP =NOP , *BTART       IM 1 0 0         24 * SUBROUTINE JMP/RETURN SEQUENCE CAUSES       IM 1 0 0         25 * THE "JMP SHADDM" INSTR STRAIGHT AFTER         26 * CALL TO BE EXECUTED TUTCE-BEWARE!         27 * INSTRUCTION AFTER A JMP IS EXECUTED         28 # BEFORE! THE JMP ("JMP SHADDM").         29 * LABELS START WITH "#", ARE 6CHS LONG.         30 * JMP DEST LABELS IN 2ND FIELD         34 * DURINO 7 BIT IMMED INSTRS, NO HI SCR         35 * (S24) OR HI SCES(C7) AVAIL ON BUS 1.         36 * EXCEPT THAT SCR CANNOT BE WRITTEN.         37 * 6BIT IMMEDS GIVE ALL OPS AS NORMAL         38 * EXCEPT THAT SCR CANNOT BE WRITTEN.         40 * RSH/MEM CONTROL BIT USAGE AS BELOW         41 * USE SUM OF OPTIDNS REG'D         42 *         43 * MEM1 STACK MEMO         44 *	14 000B 2D6B DR =I3 ,SOV	11	11	11
17 000E 39CE COMP =Z4 ,BUS1 *NOT INSTALLED 14 14 14 18 000F 3DEF MID/AD =Z5 ,RMPYA *SETS NORMAL MPY 15 15 15 19 0010 4210 SCRnn =SCRnn ,SCRnn 16 16 16 16 16 16 16 16 16 16 16 16 16	15 OOOC 318C MPY =RSH , SMPYAD	12	12	12
18 000F 3DEF MID/AD =Z5 , RMPYA *SETS NORMAL MPY 19 0010 4210 SCRnn =SCRnn , SCRnn SOURCE DE ERROR ! 99 SOURCE JERO R! 99 20 * * , 21 * FIRST 2 CHS ONLY REG'D 22 *NUMERIC SCE ZERO CAUSES IMMEDIATE MODE 23 0011 8400 JMP =NOP , %START IM 1 0 0 24 * SUBROUTINE JMP/RETURN SEQUENCE CAUSES 25 * THE "JMP SHADDW" INSTR STRAIGHT AFTER 26 * CALL TO BE EXECUTED TWICE-DEWARE! 27 * INSTRUCTION AFTER A JMP IS EXECUTED 28 * BEFORE! THE JMP ("JMP SHADDW"). 29 * LABELS START WITH "#", ARE 6CHS LONG. 30 * JMP DEST LABELS ARE IN 4TH FIELD. 31 * SCRATCH VAR LABELS IN 2ND FIELD 33 * 34 * DURING 7 BIT IMMED INSTRS, NO HI SCR 35 * (>24) OR HI SCES(>7) AVAIL ON BUS 1. 36 * (AS BIT 3 OF SCE1 USED BY 7BIT IMMED) 37 * 6BIT IMMEDS GIVE ALL OPS AS NORMAL 38 * EXCEPT THAT SCR CANNOT BE WRITTEN. 39 * 40 * RSH/MEM CONTROL BIT USAGE AS BELOW 41 * USE SUM OF OPTIONS REG'D 42 * 43 * MEM1 STACK MEMO 44 *	16 000D 35AD TRANS =Z3 ,SIN	13	13	13
19 0010 4210 SCRnn =SCRnn ,SCRnn SOURCE ONE ERROR ! 99 20 * = ' 21 * FIRST 2 CHS ONLY REQ'D 22 *NUMERIC SCE ZERD CAUSES IMMEDIATE MODE 23 0011 B400 JMP =NOP , %START 24 * SUBROUTINE JMP/RETURN SEQUENCE CAUSES 25 * THE "JMP SHADDW" INSTR STRAIGHT AFTER 26 * CALL TO BE EXECUTED TWICE-BEWARE! 27 * INSTRUCTION AFTER A JMP IS EXECUTED 28 * BEFORE! THE JMP ("JMP SHADDW"). 29 * LABELS START WITH "#", ARE 6CHS LONG. 30 * JMP DEST LABELS ARE IN 4TH FIELD. 31 * SCRATCH VAR LABELS IN 1ST 3 FIELDS. 32 * DATA MEM ADDR LABELS IN 1ST 3 FIELDS. 33 * 34 * DURING 7 BIT IMMED INSTRS, NO HI SCR 35 * (>24) OR HI SCES(>7) AVAIL ON BUS 1. 36 * (AS BIT 3 OF SCE1 USED BY 7BIT IMMED) 37 * 6BIT IMMEDS (DP ALL OPS AS NORMAL 38 * EXCEPT THAT SCR CANNOT BE WRITTEN. 39 * 40 * RSH/MEM CONTROL BIT USAGE AS BELOW 41 * USE SUM OF OPTIONS REQ'D 42 * 43 * MEM1 STACK MEMO 44 * BOTH! 45 *		14	14	14
SOURCE ONE ERROR ! 99 SOURCE ZERD ERROR ! 99 20 * = ' 21 * FIRST 2 CHS ONLY REQ'D 22 *NUMERIC SCE ZERD CAUSES IMMEDIATE MODE 23 OO11 8400 JMP =MOP , *START IM 1 0 0 24 * SUBROUTINE JMP/RETURN SEQUENCE CAUSES 25 * THE "JMP SHADDW" INSTR STRAIGHT AFTER 26 * CALL TO BE EXECUTED TWICE-BEWARE! 27 * INSTRUCTION AFTER A JMP IS EXECUTED 28 * BEFORE! THE JMP ("JMP GHADDW"). 29 * LABELS START WITH "*", ARE 6CHS LONG. 30 * JMP DEST LABELS ARE IN 4TH FIELD. 31 * SCRATCH VAR LABELS IN 1ST 3 FIELDS. 32 * DATA MEM ADDR LABELS IN 2ND FIELD 33 * 4 * DURING 7 BIT IMMED INSTRS, NO HI SCR 35 * (>24) OR HI SCES(>7) AVAIL ON BUS 1. 36 * (AS BIT 3 OF SCE1 USED BY 7BIT IMMED) 37 * 6BIT IMMEDS GIVE ALL OPS AS NORMAL 38 * EXCEPT THAT SCR CANNOT BE WRITTEN. 40 * RSH/MEM CONTROL BIT USAGE AS BELOW 41 * USE SUM OF OPTIONS REG'D 42 * 43 * MEM1 STACK MEMO 44 * BOTH! 45 *		15	15	15
SOURCE ZERO ERROR ! 99 20 * = ' 21 * FIRST 2 CHS ONLY REG'D 22 *NUMERIC SCE ZERO CAUSES IMMEDIATE MODE 23 OO11 8400 JMP = NOP , #START IM 1 0 0 24 * SUBROUTINE JMP/RETURN SEQUENCE CAUSES 25 * THE "JMP SHADDW" INSTR STRAIGHT AFTER 26 * CALL TO BE EXECUTED TWICE-BEWARE! 27 * INSTRUCTION AFTER A JMP IS EXECUTED 28 * BEFORE! THE JMP ("JMP SHADDW"). 29 * LABELS START WITH "#", ARE 6CHS LONG. 30 * JMP DEST LABELS ARE IN 4TH FIELD. 31 * SCRATCH VAR LABELS IN 1ST 3 FIELDS. 32 * DATA MEM ADDR LABELS IN 1ST 3 FIELDS. 33 * 34 * DURING 7 BIT IMMED INSTRS, NO HI SCR 35 * (>24) OR HI SCES(>7) AVAIL ON BUS 1. 36 * (AS BIT 3 OF SCE1 USED BY 7BIT IMMED) 37 * 6BIT IMMEDS GIVE ALL OPS AS NORMAL 38 * EXCEPT THAT SCR CANNOT BE WRITTEN. 39 * 40 * RSH/MEM CONTROL BIT USAGE AS BELOW 41 * USE SUM OF OPTIONS REG'D 42 * 43 * MEM1 STACK MEMO 44 * BOTH! 45 *		16	16	16 DE!
20 *				
<pre>21 * FIRST 2 CHS ONLY REG'D 22 *NUMERIC SCE ZERD CAUSES IMMEDIATE MODE 23 0011 9400 JMP = NOP , %START IM 1 0 0 24 * SUBROUTINE JMP/RETURN SEQUENCE CAUSES 25 * THE "JMP SHADOW" INSTR STRAIGHT AFTER 26 * CALL TO BE EXECUTED TWICE-BEWARE! 27 * INSTRUCTION AFTER A JMP IS EXECUTED 28 * BEFORE! THE JMP ("JMP SHADOW"). 29 * LABELS START WITH "#", ARE 6CHS LONG. 30 * JMP DEST LABELS ARE IN 4TH FIELD. 31 * SCRATCH VAR LABELS IN 1ST 3 FIELDS. 32 * DATA MEM ADDR LABELS IN 1ST 3 FIELDS. 33 * 34 * DURING 7 BIT IMMED INSTRS, NO HI SCR 35 * (&gt;24) OR HI SCES(&gt;7) AVAIL ON BUS 1. 36 * (AS BIT 3 OF SCE1 USED BY 7BIT IMMED) 37 * 6BIT IMMEDS GIVE ALL OPS AS NORMAL 38 * EXCEPT THAT SCR CANNOT BE WRITTEN. 39 * 40 * RSH/MEM CONTROL BIT USAGE AS BELOW 41 * USE SUM OF OPTIONS REG'D 42 * 43 * MEM1 STACK MEM0 44 * BOTH! 45 *</pre>				
22       *NUMERIC SCE ZERO CAUSES IMMEDIATE MODE         23       OO11 B400 JMP ==NDP , *START       IM 1 0 0         24       * SUBROUTINE JMP/RETURN SEQUENCE CAUSES       IM 1 0 0         25       * THE "JMP SHADOW" INSTR STRAIGHT AFTER       IM 1 0 0         26       * CALL TO BE EXECUTED TWICE-BEWARE!       INSTRUCTION AFTER A JMP IS EXECUTED         28       * BEFORE! THE JMP ("JMP SHADOW").       Im 200 ("JMP DEST LABELS START WITH "#", ARE 6CHS LONG.         30       * JMP DEST LABELS ARE IN 4TH FIELD.       Im 200 ("JMP DEST LABELS IN 1ST 3 FIELDS.         32       * DATA MEM ADDR LABELS IN 2ND FIELD       Im 30 ("Second HI SCES(>7) AVAIL ON BUS 1.         36       * (AS BIT 3 OF SCEI USED BY 7BIT IMMED)       Im 30 ("Second HI SCES(>7) AVAIL ON BUS 1.         36       * (AS BIT 3 OF SCEI USED BY 7BIT IMMED)       Im 40 ("Second HI SCES(>7) AVAIL ON BUS 1.         37       *       Im 40 (Second HI SCE CANNOT BE WRITTEN.         38       * EXCEPT THAT SCR CANNOT BE WRITTEN.         37       *       Im 40 (The Action HI SCE CANNOT BE WRITTEN.         39       *       Im 40 (The Action HI SCE CANNOT BE WRITTEN.         37       *       Im 40 (The Action HI MED)         38       * EXCEPT THAT SCR CANNOT BE WRITTEN.         39       *       Im 40 (The Action HI MI Action HI MI Action HI MI Action				•
23 0011 B400 JMP =NOP , #STARTIM 1 0 024 # SUBROUTINE JMP/RETURN SEQUENCE CAUSES25 # THE "JMP SHADOW" INSTR STRAIGHT AFTER26 * CALL TO BE EXECUTED TWICE-BEWARE!27 # INSTRUCTION AFTER A JMP IS EXECUTED28 BEFORE! THE JMP ("JMP SHADOW").29 # LABELS START WITH "#", ARE 6CHS LONG.30 * JMP DEST LABELS ARE IN 4TH FIELD.31 # SCRATCH VAR LABELS IN 1ST 3 FIELDS.32 * DATA MEM ADDR LABELS IN 1ST 3 FIELDS.33 #34 * DURING 7 BIT IMMED INSTRS, NO HI SCR35 * (224) OR HI SCES(>7) AVAIL ON BUS 1.36 * (AS BIT 3 OF SCEI USED BY 7BIT IMMED)37 * 6BIT IMMEDS GIVE ALL OPS AS NORMAL38 * EXCEPT THAT SCR CANNOT BE WRITTEN.39 *40 * RSH/MEM CONTROL BIT USAGE AS BELOW41 * USE SUM OF OPTIONS REG'D42 *43 * MEM1 STACK MEMO44 *				
<pre>24 * SUBROUTINE JMP/RETURN SEQUENCE CAUSES 25 * THE "JMP SHADOW" INSTR STRAIGHT AFTER 26 * CALL TO BE EXECUTED TWICE-BEWARE! 27 * INSTRUCTION AFTER A JMP IS EXECUTED 28 * BEFORE! THE JMP ("JMP SHADOW"). 29 * LABELS START WITH "#", ARE 6CHS LONG. 30 * JMP DEST LABELS ARE IN 4TH FIELD. 31 * SCRATCH VAR LABELS IN 1ST 3 FIELDS. 32 * DATA MEM ADDR LABELS IN 2ND FIELD 33 * 34 * DURING 7 BIT IMMED INSTRS, NO HI SCR 35 * (&gt;24) OR HI SCES(&gt;7) AVAIL ON BUS 1. 36 ** (AS BIT 3 OF SCE1 USED BY 7BIT IMMED) 37 * 6BIT IMMEDS GIVE ALL OPS AS NORMAL 38 * EXCEPT THAT SCR CANNOT BE WRITTEN. 39 * 40 * RSH/MEM CONTROL BIT USAGE AS BELOW 41 * USE SUM OF OPTIONS REG'D 42 * 43 * MEM1 STACK MEMO 44 *</pre>				
<pre>25 * THE "JMP SHADDW" INSTR STRAIGHT AFTER 26 * CALL TO BE EXECUTED TWICE-BEWARE! 27 * INSTRUCTION AFTER A JMP IS EXECUTED 28 * BEFORE! THE JMP ("JMP SHADDW"). 29 * LABELS START WITH "#", ARE 6CHS LONG. 30 * JMP DEST LABELS ARE IN 4TH FIELD. 31 * SCRATCH VAR LABELS IN 1ST 7 FIELDS. 32 * DATA MEM ADDR LABELS IN 1ST 7 FIELDS. 33 * 34 * DURING 7 BIT IMMED INSTRS, NO HI SCR 35 * (&gt;24) OR HI SCES(&gt;7) AVAIL ON BUS 1. 36 * (AS BIT 3 OF SCE1 USED BY 7BIT IMMED) 37 * 6BIT IMMEDS GIVE ALL OPS AS NORMAL 38 * EXCEPT THAT SCR CANNOT BE WRITTEN. 39 * 40 * RSH/MEM CONTROL BIT USAGE AS BELOW 41 * USE SUM OF OPTIONS REG'D 42 * 43 * MEM1 STACK MEM0 44 *</pre>		IM 1	0	0
26 * CALL TO BE EXECUTED TWICE-BEWARE! 27 * INSTRUCTION AFTER A JMP IS EXECUTED 28 * BEFORE! THE JMP ("JMP SHADOW"). 29 * LABELS START WITH "#",ARE 6CHS LONG. 30 * JMP DEST LABELS ARE IN 4TH FIELD. 31 * SCRATCH VAR LABELS IN 1ST 3 FIELDS. 32 * DATA MEM ADDR LABELS IN 2ND FIELD 33 * 34 * DURING 7 BIT IMMED INSTRS, NO HI SCR 35 * (>24) OR HI SCES(>7) AVAIL ON BUS 1. 36 * (AS BIT 3 OF SCEI USED BY 7BIT IMMED) 37 * 6BIT IMMEDS GIVE ALL OPS AS NORMAL 38 * EXCEPT THAT SCR CANNOT BE WRITTEN. 39 * 40 * RSH/MEM CONTROL BIT USAGE AS BELOW 41 * USE SUM OF OPTIONS REG'D 42 * 43 * MEM1 STACK MEMO 44 * BOTH! 45 *				
<pre>27 * INSTRUCTION AFTER A JMP IS EXECUTED 28 * BEFORE! THE JMP ("JMP SHADOW"). 29 * LABELS START WITH "#", ARE 6CHS LONG. 30 * JMP DEST LABELS ARE IN 4TH FIELD. 31 * SCRATCH VAR LABELS IN 1ST 3 FIELDS. 32 * DATA MEM ADDR LABELS IN 2ND FIELD 33 * 34 * DURING 7 BIT IMMED INSTRS, NO HI SCR 35 * (&gt;24) OR HI SCES(&gt;7) AVAIL ON BUS 1. 36 * (AS BIT 3 OF SCE1 USED BY 7BIT IMMED) 37 * 6BIT IMMEDS GIVE ALL OPS AS NORMAL 38 * EXCEPT THAT SCR CANNOT BE WRITTEN. 39 * 40 * RSH/MEM CONTROL BIT USAGE AS BELOW 41 * USE SUM OF OPTIONS REQ'D 42 * 43 * MEM1 STACK MEM0 44 * BOTH! 45 *</pre>				
<pre>28 * BEFORE! THE JMP ("JMP SHADOW"). 29 * LABELS START WITH "#",ARE 6CHS LONG. 30 * JMP DEST LABELS ARE IN 4TH FIELD. 31 * SCRATCH VAR LABELS IN 1ST 3 FIELDS. 32 * DATA MEM ADDR LABELS IN 2ND FIELD 33 * 34 * DURING 7 BIT IMMED INSTRS, NO HI SCR 35 * (&gt;24) OR HI SCES(&gt;7) AVAIL ON BUS 1. 36 * (AS BIT 3 OF SCE1 USED BY 7BIT IMMED) 37 * 6BIT IMMEDS GIVE ALL OPS AS NORMAL 38 * EXCEPT THAT SCR CANNOT BE WRITTEN. 39 * 40 * RSH/MEM CONTROL BIT USAGE AS BELOW 41 * USE SUM OF OPTIONS REG'D 42 * 43 * MEM1 STACK MEMO 44 * BOTH! 45 *</pre>				
<pre>29 * LABELS START WITH "#",ARE 6CHS LONG. 30 * JMP DEST LABELS ARE IN 4TH FIELD. 31 * SCRATCH VAR LABELS IN 1ST 3 FIELDS. 32 * DATA MEM ADDR LABELS IN 2ND FIELD 33 * 34 * DURING 7 BIT IMMED INSTRS, NO HI SCR 35 * (&gt;24) OR HI SCES(&gt;7) AVAIL ON BUS 1. 36 * (AS BIT 3 OF SCEI USED BY 7BIT IMMED) 37 * 6BIT IMMEDS GIVE ALL OPS AS NORMAL 38 * EXCEPT THAT SCR CANNOT BE WRITTEN. 39 * 40 * RSH/MEM CONTROL BIT USAGE AS BELOW 41 * USE SUM OF OPTIONS REG'D 42 * 43 * MEM1 STACK MEM0 44 * BOTH! 45 *</pre>				
<pre>30 * JMP DEST LABELS ARE IN 4TH FIELD. 31 * SCRATCH VAR LABELS IN 1ST 3 FIELDS. 32 * DATA MEM ADDR LABELS IN 2ND FIELD 33 * 34 * DURING 7 BIT IMMED INSTRS, NO HI SCR 35 * (&gt;24) OR HI SCES(&gt;7) AVAIL ON BUS 1. 36 * (AS BIT 3 OF SCE1 USED BY 7BIT IMMED) 37 * 6BIT IMMEDS GIVE ALL OPS AS NORMAL 38 * EXCEPT THAT SCR CANNOT BE WRITTEN. 39 * 40 * RSH/MEM CONTROL BIT USAGE AS BELOW 41 * USE SUM OF OPTIONS REG'D 42 * 43 * MEM1 STACK MEM0 44 *</pre>				
<pre>31 * SCRATCH VAR LABELS IN 1ST 3 FIELDS. 32 * DATA MEM ADDR LABELS IN 2ND FIELD 33 * 34 * DURING 7 BIT IMMED INSTRS, NO HI SCR 35 * (&gt;24) OR HI SCES(&gt;7) AVAIL ON BUS 1. 36 * (AS BIT 3 OF SCE1 USED BY 7BIT IMMED) 37 * 6BIT IMMEDS GIVE ALL OPS AS NORMAL 38 * EXCEPT THAT SCR CANNOT BE WRITTEN. 39 * 40 * RSH/MEM CONTROL BIT USAGE AS BELOW 41 * USE SUM OF OPTIONS REG'D 42 * 43 * MEM1 STACK MEMO 44 * BOTH! 45 *</pre>				
32 * DATA MEM ADDR LABELS IN 2ND FIELD 33 * 34 * DURING 7 BIT IMMED INSTRS, NO HI SCR 35 * (>24) OR HI SCES(>7) AVAIL ON BUS 1. 36 * (AS BIT 3 OF SCE1 USED BY 7BIT IMMED) 37 * 6BIT IMMEDS GIVE ALL OPS AS NORMAL 38 * EXCEPT THAT SCR CANNOT BE WRITTEN. 39 * 40 * RSH/MEM CONTROL BIT USAGE AS BELOW 41 * USE SUM OF OPTIONS REG'D 42 * 43 * MEM1 STACK MEMO 44 * BOTH! 45 *				
<pre>33 * 34 * DURING 7 BIT IMMED INSTRS, NO HI SCR 35 * (&gt;24) OR HI SCES(&gt;7) AVAIL ON BUS 1. 36 * (AS BIT 3 OF SCE1 USED BY 7BIT IMMED) 37 * 6BIT IMMEDS GIVE ALL OPS AS NORMAL 38 * EXCEPT THAT SCR CANNOT BE WRITTEN. 39 * 40 * RSH/MEM CONTROL BIT USAGE AS BELOW 41 * USE SUM OF OPTIONS REG'D 42 * 43 * MEM1 STACK MEM0 44 * BOTH! 45 *</pre>				
<pre>34 * DURING 7 BIT IMMED INSTRS, NO HI SCR 35 * (&gt;24) OR HI SCES(&gt;7) AVAIL ON BUS 1. 36 * (AS BIT 3 OF SCE1 USED BY 7BIT IMMED) 37 * 6BIT IMMEDS GIVE ALL OPS AS NORMAL 38 * EXCEPT THAT SCR CANNOT BE WRITTEN. 39 * 40 * RSH/MEM CONTROL BIT USAGE AS BELOW 41 * USE SUM OF OPTIONS REQ'D 42 * 43 * MEM1 STACK MEM0 44 * BOTH! 45 *</pre>				
<pre>35 * (&gt;24) OR HI SCES(&gt;7) AVAIL ON BUS 1. 36 * (AS BIT 3 OF SCE1 USED BY 7BIT IMMED) 37 * 6BIT IMMEDS GIVE ALL OPS AS NORMAL 38 * EXCEPT THAT SCR CANNOT BE WRITTEN. 39 * 40 * RSH/MEM CONTROL BIT USAGE AS BELOW 41 * USE SUM OF OPTIONS REQ'D 42 * 43 * MEM1 STACK MEMO 44 * BOTH! 45 *</pre>				
36       * (AS BIT 3 OF SCE1 USED BY 7BIT IMMED)         37       * 6BIT IMMEDS GIVE ALL OPS AS NORMAL         38       * EXCEPT THAT SCR CANNOT BE WRITTEN.         39       *         40       * RSH/MEM CONTROL BIT USAGE AS BELOW         41       * USE SUM OF OPTIONS REG'D         42       *         43       * MEM1         54       * MEM1         55       * BOTH!         45       *				
<pre>37 * 6BIT IMMEDS GIVE ALL OPS AS NORMAL 38 * EXCEPT THAT SCR CANNOT BE WRITTEN. 39 * 40 * RSH/MEM CONTROL BIT USAGE AS BELOW 41 * USE SUM OF OPTIONS REG'D 42 * 43 * MEM1 STACK MEMO 44 *</pre>				
<pre>38 * EXCEPT THAT SCR CANNOT BE WRITTEN. 39 * 40 * RSH/MEM CONTROL BIT USAGE AS BELOW 41 * USE SUM OF OPTIONS REQ'D 42 * 43 * MEM1 STACK MEMO 44 * BOTH! 45 *</pre>				
39       *         40       * RSH/MEM CONTROL BIT USAGE AS BELOW         41       * USE SUM OF OPTIONS REQ'D         42       *         43       * MEM1       STACK         44       *       BOTH!         45       *       BOTH!         46       *NORM (0)! POP ! STACK! NORM (0)!POP(0)         47       *DOWN(32)! (0) ! (8) IDOWN (2)!         48       * RAD(64)!PUSH ! NON(0)! RAD (4)! PUSH         49       * DMA(96)! (16)! I DMA (6)! (1)         50       *         51       * SIN/ARITH CONTROL BIT USAGE AS BELOW         52       * USE SUM OF OPTIONS REQ'D         53       *NOT EQU ! IM6 !COMPARE!OV&HS !AC OUT&         54       * (64) I SET ! TEST IRESET IRSH IN				
40 * RSH/MEM CONTROL BIT USAGE AS BELOW 41 * USE SUM OF OPTIONS REG'D 42 * 43 * MEM1 STACK MEMO 44 *				
<pre>41 * USE SUM OF OPTIONS REQ'D 42 * 43 * MEM1 STACK MEM0 44 * BOTH! 45 *</pre>				
42       *         43       *       MEM1       STACK       MEM0         44       *       BOTH!         45       *       -       -       -         46       *NORM (0)! POP   STACK! NORM (0)!POP(0)         47       *DOWN(32)! (0)   (8)   DOWN (2)!         48       * RAD(64)!PUSH   NON(0)! RAD (4)! PUSH         49       * DMA(96)! (16)!         DMA (6)! (1)         50       *         51       * SIN/ARITH CONTROL BIT USAGE AS BELOW         52       * USE SUM OF OPTIONS REG'D         53       *NOT EQU   IM6 !COMPARELOV&HS   AC OUT&         54       * (64)   SET   TEST   RESET   RSH IN				
43 *       MEM1       STACK       MEM0         44 *       BOTH!         45 *       I       I         46 *NORM (0)! POP !       STACK! NORM (0)!POP(0)         47 *DOWN(32)! (0) !       (8) IDOWN (2)!         48 * RAD(64)!PUSH !       NON(0)! RAD (4)! PUSH         49 * DMA(96)! (16)!       IDMA (6)! (1)         50 *       SIN/ARITH CONTROL BIT USAGE AS BELOW         52 * USE SUM OF OPTIONS REQ'D       S3 *NOT EQU !         53 *NOT EQU !       IM6 !COMPARE!OV&HS !AC OUT&         54 * (64) !       SET !				
44 * BOTH! 45 *				
46 *NORM (0)   POP   STACK  NORM (0)  POP(0) 47 *DOWN(32)   (0)   (8)  DOWN (2)   48 * RAD(64)  PUSH   NON(0)   RAD (4)   PUSH 49 * DMA(96)   (16)     DMA (6)   (1) 50 * 51 * SIN/ARITH CONTROL BIT USAGE AS BELOW 52 * USE SUM OF OPTIONS REQ'D 53 *NOT EQU   IM6  COMPAREIOV&HS  AC OUT& 54 * (64)   SET   TEST  RESET  RSH IN	DOTU(			
47 *DOWN(32)! (0) ! (8) IDOWN (2)! 48 * RAD(64)!PUSH ! NON(0)! RAD (4)! PUSH 49 * DMA(96)! (16)! I DMA (6)! (1) 50 * 51 * SIN/ARITH CONTROL BIT USAGE AS BELOW 52 * USE SUM OF OPTIONS REG'D 53 *NOT EQU ! IM6 !COMPARE!OV&HS !AC OUT& 54 * (64) ! SET ! TEST !RESET !RSH IN	4 55 H Man was not been into been into the control of the control been been been been been been been bee			
47 *DOWN(32)1 (0) 1 (8) IDOWN (2)1 48 * RAD(64)1PUSH 1 NON(0)1 RAD (4)1 PUSH 49 * DMA(96)1 (16)1 I DMA (6)1 (1) 50 * 51 * SIN/ARITH CONTROL BIT USAGE AS BELOW 52 * USE SUM OF OPTIONS REQ'D 53 *NOT EQU 1 IM6 (COMPAREIOV&HS IAC OUT& 54 * (64) 1 SET 1 TEST IRESET IRSH IN				
49 * DMA(96)! (16)!   DMA (6)! (1) 50 * 51 * SIN/ARITH CONTROL BIT USAGE AS BELOW 52 * USE SUM OF OPTIONS REQ'D 53 *NOT EQU   IM6 !COMPARE!OV&HS !AC OUT& 54 * (64)   SET ! TEST !RESET !RSH IN				
50 * 51 * SIN/ARITH CONTROL BIT USAGE AS BELOW 52 * USE SUM OF OPTIONS REQ'D 53 *NOT EQU   IM6  COMPARE!OV&HS  AC OUT& 54 * (64)   SET   TEST  RESET  RSH IN	48 * RAD(64) PUSH I NON(0)   RAD (4)   PUSH			
51 * SIN/ARITH CONTROL BIT USAGE AS BELOW 52 * USE SUM OF OPTIONS REQ'D 53 *NOT EQU   IM6  COMPARE!OV&H5  AC OUT& 54 * (64)   SET   TEST  RESET  RSH IN	49 * DMA(96)! (16)!   DMA (6)! (1)			
52 * USE SUM OF OPTIONS REQ'D 53 *NOT EQU   IM6  COMPARE!OV&H5  AC OUT& 54 * (64)   SET   TEST  RESET  RSH IN	50 *			
53 *NOT EQU   IM6  COMPARE OV&HS  AC OUT& 54 * (64)   SET   TEST  RESET  RSH IN				
54 * (64)   SET   TEST  RESET  RSH IN				
55 *NORM EQU! (32)! =(0)   IF(0)! OV(0)				
	55 *NORM EQU! (32)! =(0)   IF(0)! OV(0)			

PAGE 2 HARMONIAC ASSEMBLY OF : HAREF 56 \* (0) [RESET! >(8) [SAVED | HSC(1) \* | (0) | <(16) | IF(4) |LRSB(2) 57 | |>=(24) | 58 1MPOV(3)80 59 -12-60 IARITH(0) -\$}-\* 61 ILOGRT(1) 62 -35-|ROTRT(2)|63 1 OV (3) 64 -25-\* COMPARE CAUSES SKIP OF FOLLOWING INST 65 \* WHEN SET CONDITION IS TRUE(EG IF=) 66 67 68 \* ASSEMBLER ERROR MESSAGE TYPES : \* S / D ERR 1 - OP. CODE DOES'NT EXIST 69 \* DEST ERR 2 - FORBIDDEN DEST SEQUENCE 70 71 (NOT ENOUGH TIME FOR OP. TO FINISH) 72 \* SCEO ERR 3 - JMP/CALL/SCRO SYMB UNDE \* DEST ERR 4 - SCRATCH VARIBLE OVERFLO 73 74 \* SCE1 ERR 5 - LABEL DOESN'T EXIST 75 \* DEST ERR 6 - NO SCR DEST W IMMED SCE 76 \* SCEO ER 101 - IMMED>2047 DR <0 ON JMP \* DR A CONST OUT OF RANGE 77 78 \* SCEO ERR 97 -79 \* SCE1 ERR 99 - SCR RAM BEING READ & 80 WRITTEN IN ONE OPERATION -14-\* SCEO ERR 99 - " " 14 11 81 \* SCEO ER 127 - IMMED >127 (IM7) 82 83 \*\* (NOTE: 63 MAX ON IM6) \* SCE1 ERR 24 - SCE1 ADDR >24 WITH IM7 84 (NO HI SCR ALLOWED WITH IM7) \* 85 86 \* ------ WARNING ONLY----- DK IF IM6 \* SCE1 ERR 15 - SCE1 ADR >7 & <16 W IM7 87 88 \* -----WARNING ONLY-----(NO HI OPS(SCE1) WITH IM7) 89 \* 90 \* (NOTE - THIS IS NOT ERR IF IM6 SET) 91 -4% O WARNINGS TOTAL 1 ERRORS TOTAL

- ii -

# APPENDIX 1 (Contd.)

PAGE 1 HARMONIAC ASSEMBLY OF : FFT1MN LINE ADDR MEM. SOURCE CODE #LABEL					
2 * 21APR1980 SYNC. RESYNTH PARAM CHANGE	-				
3 * N PT TRANSFORM					
4 * FOR ANY "N" (SOFT BIT REVERSE)					
5 * -NOT AS FAST AS HARD BIT REVERSE					
6 * LOG/LIN PWR SPECTRUM					
7 * & SMOOTHED PWR SPECT & PITCH AVAIL.					
8 * SET UP FOR 12BIT INPUT, 10 BIT DISPLA	¥Υ				
9 * MOD'D TO INCL RESYNTHESIS W PSPECT					
10 * PHIL CONNOR, SLRC, MAQUARIE UNIVERSITY	/				
11 * FIRST A "PROTECT" PROG TO OPERATE					
12 * DURING FILL UP OF HARM'S MEMS 13 NEW PROGRAM SEGMENT BEGINS @PM, 510					
14 OIFE C57E JMP #HERE #HER	F	IM	1	0	510
15 01FF 0000 NOP		¥ 1 1	ò		010
16 NEW PROGRAM SEGMENT BEGINS @PM, 0			w.	~	4
17 0000 C57E JMP #HERE		IM	1	0	510
18 0001 0000 NDP			ō		0
19 *					
20 \$#ALUS #DPO #DP1 #TEMP #CNT					
21 \$ #T1 #T2 #ZRD					
22 DATA FILE FOR MAIN MEM BEGINS @M1,0					
23 0000 0200 512 #ARGS					
24 0001 0200 512					
25 0002 000A 10 #L					
26 0003 000A 10 #M 27 0004 0000 0 #PITCHP PITCH PERI	OD DECUNT				
27 0004 0000 0 #PITCHP PITCH PERI 28 0005 0000 0 #PITCH	OD RESULT				
29 0006 0005 5 #SMDDTH					
30 0007 0400 1024 #DISCL FOR A 10 BIT	DISPLAY				
31 0008 000F 15 #VTHRSH					
32 0009 FFFE -2 #FFFEM1					
33 000A 0000 0 #RDYFL2					
34 000B 3FFF 16383 #PI/2					
35 DATA FILE FOR MAIN MEM BEGINS @M1, 50					
36 0032 7FFF 32767 #SGNMSK THESE 2 REST					
37 0033 0000 0 #RDYFLG BY FFTHD(CAL	LER)				
38 0034 8000 -32768 #8000					
37 * BEWARE , BUGFLG IS AT 53 40 DATA FILE FOR MAIN MEM BEGINS @M1, 54					
40 DATA FILE FOR MAIN MEM BEGINS CHIF 54 41 0036 3796 14230 #PLDG1E					
42 0037 4000 16384 #H4000					
43 DATA FILE FOR MAIN MEM BEGINS @MO,0					
44 0000 2710 10000 #SAMRAT					
45 0001 0080 128 #LINSCF					
46 0002 FFFE -2 #FFFE					
47 0003 58BA 22714 #PLDGE2					
48 0004 4000 16384 #HLF					
49 0005 0E39 3641 #C4					
50 0006 1249 4681 #C5					
51 0007 1999 6553 #C6					
52 0008 2AAA 10922 #C7 53 0009 0400 1024 #P1024					
54 000A 0000 0 #PWRRET					
55 000B 0000 0 #PSPR					

			A PROPERTY AND A STATE	Jung gener	d babi				
	2 HAF			UF : FFI	1 MN				
	0000 0000	2	#P55PR #FFTRET						
	0000 0000 (	) NA SEANE	WFFIREI	004 0					
58	NEW PROGRA								
59									
	* GIVE AC					YM		~	~
61	0000 9000	RSH/MC	=NUP ,	0	#START	IM	4	0	0
62	0001 9400	SIN/AC	NUP	O SEIS		IM	5	0	0
63	0002 0500	SIN/AC	NUP	70 SE15	NOT EQU, IA	TM	5	0	96
64	0003 A460	AND	ALU	O GENER	ATE A ZERU	1 14	9		0 3
	0004 5063	#ZRU	ALU	ALO			23 15	3	51
66	0005 FC13	M1D/AD	MDAT I	#RDYFLG	#WAII	IM	14	0 7	1
	0006 B8E1	COMP	=mDAT ,	1		IM			291
	0007 C043	LALL	NOP	WER I	FOR NEXT IN T		0 15	0:	
		COMP			FUR NEXT IN I		14	7	
			MDAI	5	DOES LOG SPECTR	IM	0	0	
	000A C07B				DUES LUG SPECIA				
		MID/AD	NOP	WRUYFLG		IM	15	0	21
73	* COMP	MDAT	6 REM 'D-	RESYNTH					
	*CALL I	NUP	WOOLCI S	SHOUTHED	SPECI				
	* MID/AD	NUP	#RDYFLG	0	barrha blevenha	* 14	л	~	~
	0000 9000	RSH/MC	NUP	0	MEM NORM	IM	4	0	0
	OOOD BCOA	M1D/AD	NOP	#RDYFL2		IM	15	0	10
	000E B8E1	COMP	MDAT	1		IM	14	7	1
	000F FEF3	M1D/AD	=#ZRO ,	<b>#RDYFLG</b>		IM	15	23	51
	0010 8400					IM	1	0	0
	0011 BEEA	M1D/AD	<b>非ZRO</b>	<b>非RDYFL2</b>		IM	15	53	10
82	*								
2	* 20 JULY								
3	* 20 JULY * THERE IS		ERROR IN	N LOGE ??	?				
234	* 20 JULY * THERE IS	5 SLIGHT	an a	N LOGE ??	?				
2345	* 20 JULY * THERE IS * * INTEGER	S SLIGHT	EE				24	0	
23456	* 20 JULY * THERE IS * * INTEGER 0012 6001	S SLIGHT LOG BAS #L/M	EE				24	0	1
2 3 4 5 6 7	* 20 JULY * THERE IS * * INTEGER 0012 6001 *IN ALU, 0	S SLIGHT LOG BAS #L/M UT ALU	E E NOP	RETURN			24	0	1
2345678	* 20 JULY * THERE IS * * INTEGER 0012 6001 *IN ALU, 0 *RETURN ZI	E SLIGHT LOG BAS #L/M UT ALU ERD IF <	E E NOP =ZERO IN	RETURN					
23456789	* 20 JULY * THERE IS * * INTEGER 0012 6001 *IN ALU, 0 *RETURN ZI 0013 4063	E SLIGHT LOG BAS #L/M UT ALU ERD IF < #ALUS	E E NOP ZZERO IN ALU	RETURN	#ILOGE	TM	16	З	3
2 3 4 5 6 7 8 9 10	* 20 JULY * THERE IS * * INTEGER 0012 6001 *IN ALU, 0 *RETURN ZI 0013 4063 0014 D408	E SLIGHT LOG BAS #L/M UT ALU ERO IF < #ALUS AC	EE NOP ZERO IN ALU	RETURN ALU 40 >,16	#ILOGE		16 5	3	3 40
2 3 4 5 6 7 8 9 10 11	* 20 JULY * THERE IS * * INTEGER 0012 6001 *IN ALU, 00 *RETURN ZI 0013 4063 0014 D408 0015 B860	E SLIGHT LOG BAS #L/M UT ALU ERO IF < #ALUS AC COMP	E E NOP ZZERO IN ALU	RETURN ALU 40 >, 16 0 >0?	#ILOGE	IM IM	16 5 14	3	3 40 0
2 3 4 5 6 7 8 9 10 11 12	* 20 JULY * THERE IS * * INTEGER 0012 6001 *IN ALU,00 *RETURN ZI 0013 4063 0014 D408 0015 B860 0016 0418	E SLIGHT LOG BAS #L/M UT ALU ERD IF < #ALUS AC COMP JMP	E E NOP = ZERO IN ALU ALU	RETURN ALU 40 >, 16 0 >0? #L/M SK	#ILOGE	IM	16 5 14 1	3030	3 40 0 24
2 3 4 5 6 7 8 9 10 11 12 13	* 20 JULY * THERE IS * * INTEGER 0012 6001 *IN ALU, 00 *RETURN ZI 0013 4063 0014 D408 0015 B860 0015 B860 0016 0418 0017 A2E0	E SLIGHT LOG BAS #L/M UT ALU ERO IF < #ALUS AC COMP JMP ADD	E E NOP ZERO IN ALU ALU #ZRO	RETURN ALU 40 >, I6 0 >0? #L/M SK 0	#ILOGE	IM IM	16 5 14 1 8	3 0 3 0 23	3 40 0 24 0
2 3 4 5 6 7 8 9 10 11 12 13 14	* 20 JULY * THERE IS * * INTEGER 0012 6001 *IN ALU, 00 *RETURN ZI 0013 4063 0014 D408 0015 B860 0016 0418 0017 A2E0 0018 C01D	S SLIGHT LOG BAS #L/M UT ALU ERD IF < #ALUS AC COMP JMP ADD CALL	E E NOP ZERO IN ALU ALU #ZRO NOP	RETURN ALU 40 >, I6 0 >0? #L/M SK 0 #NORM	#ILOGE IP THRU IF TRUE	IM IM IM	16 5 14 1 8 0	3030 0230	3 40 0 24 0 61
2 3 4 5 6 7 8 9 10 11 12 13 14 15	* 20 JULY * THERE IS * * INTEGER 0012 6001 *IN ALU, 00 *RETURN ZI 0013 4063 0014 D408 0015 B860 0016 0418 0017 A2E0 0018 C01D 0019 A200	E SLIGHT LOG BAS #L/M UT ALU ERO IF < #ALUS AC COMP JMP ADD CALL ADD	E E NOP ZERO IN ALU ALU #ZRO NOP #ALUS	RETURN ALU 40 >, I6 0 >0? #L/M SK 0 #NORM 0 RESTO	#ILOGE IP THRU IF TRUE	IM IM	16 5 14 1 8	3 0 3 0 23	3 40 0 24 0
2 3 4 5 6 7 8 9 10 11 12 13 14 15 16	* 20 JULY * THERE IS * * INTEGER 0012 6001 *IN ALU, 00 *RETURN ZI 0013 4063 0014 D408 0015 B860 0016 0418 0017 A2E0 0018 C01D 0019 A200 *GIVES EX	E SLIGHT LOG BAS #L/M UT ALU ERO IF < #ALUS AC COMP JMP ADD CALL ADD PONENT B	E E NOP ZERO IN ALU ALU #ZRO NOP #ALUS ASE 2 IN	RETURN ALU 40 >, I6 0 >0? #L/M SK 0 #NORM 0 RESTO #DP1 MSP	#ILOGE IP THRU IF TRUE RE ALU	IM IM IM IM	16 5 14 1 8 0 8	3 0 23 0 16	3 40 0 24 0 61 0
2 3 4 5 6 7 8 9 10 11 12 13 14 15 16	* 20 JULY * THERE IS * * INTEGER 0012 6001 *IN ALU, 00 *RETURN ZI 0013 4063 0014 D408 0015 B860 0016 0418 0017 A2E0 0018 C01D 0019 A200 *GIVES EX 001A 810B	E SLIGHT LOG BAS #L/M UT ALU ERO IF < #ALUS AC COMP JMP ADD CALL ADD PONENT B CALL	E E NOP ZERO IN ALU ALU #ZRO NOP #ALUS ASE 2 IN NOP	RETURN ALU 40 >, I6 0 >0? #L/M SK 0 #NORM 0 RESTO #DP1 MSP #LOGF *	#ILOGE IP THRU IF TRUE RE ALU FRACTIONAL LOG	IM IM IM	16 5 14 1 8 0	3030 0230	3 40 0 24 0 61
2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18	* 20 JULY * THERE IS * INTEGER 0012 6001 *IN ALU,00 *RETURN ZI 0013 4063 0014 D408 0013 4063 0014 D408 0015 B860 0016 0418 0017 A2E0 0018 C01D 0019 A200 *GIVES EX 001A 810B *RESULT A	E SLIGHT LOG BAS #L/M UT ALU ERO IF < #ALUS AC COMP JMP ADD CALL ADD PONENT B CALL LWAYS NE	E E NOP ZERO IN ALU ALU #ZRO NOP #ALUS ASE 2 IN NOP G SINCE L	RETURN ALU 40 >, I6 0 >0? #L/M SK 0 #NORM 0 RESTO #DP1 MSP #LOGF * -OG OF FR	#ILOGE IP THRU IF TRUE RE ALU FRACTIONAL LOG	IM IM IM IM	16 5 14 1 8 0 8 0	3 0 23 0 16 0	3 40 0 24 0 61 0 75
2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19	* 20 JULY * THERE IS * * INTEGER 0012 6001 *IN ALU, 00 *RETURN ZI 0013 4063 0014 D408 0013 4063 0014 D408 0015 B860 0016 0418 0017 A2E0 0018 C01D 0019 A200 *GIVES EX 001A 810B *RESULT A 001B D400	E SLIGHT LOG BAS #L/M UT ALU ERO IF < #ALUS AC COMP JMP ADD CALL ADD PONENT B CALL LWAYS NE SIN/AC	E E NOP = ZERO IN ALU ALU #ZRO NOP #ALUS ASE 2 IN NOP G SINCE L NOP	RETURN ALU 40 >, I6 0 >0? #L/M SK 0 #NORM 0 RESTO #DP1 MSP #LOGF *	#ILOGE IP THRU IF TRUE RE ALU FRACTIONAL LOG	IM IM IM IM	16 5 14 1 8 0 8	3 0 23 0 16	3 40 0 24 0 61 0
2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20	* 20 JULY * THERE IS * * INTEGER 0012 6001 *IN ALU, 01 *RETURN ZI 0013 4063 0014 D408 0015 B860 0016 0418 0015 B860 0016 0418 0017 A2E0 0018 C01D 0019 A200 *GIVES EX 001A 810B *RESULT A 001B D400 *ARITH R.	S SLIGHT LOG BAS #L/M UT ALU ERO IF < #ALUS AC COMP JMP ADD CALL ADD CALL ADD PONENT B CALL LWAYS NE SIN/AC S. OF FR	E E NOP == ZERO IN ALU ALU #ZRO NOP #ALUS ASE 2 IN NOP G SINCE L NOP ACT *4	RETURN ALU 40 >, I6 0 >0? #L/M SK 0 #NORM 0 RESTO #DP1 MSP #LOGF * -OG OF FR 32	#ILOGE IP THRU IF TRUE RE ALU FRACTIONAL LOG	IM IM IM IM	16 5 14 1 8 0 8 0 5	3 0 23 0 16 0	3 40 0 24 0 61 0 75 32
2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21	* 20 JULY * THERE IS * * INTEGER 0012 6001 *IN ALU, 00 *RETURN ZI 0013 4063 0014 D408 0015 B860 0016 0418 0015 B860 0016 0418 0017 A2E0 0018 C01D 0019 A200 *GIVES EX 0018 B10B *RESULT A 0018 D400 *ARITH R. 001C 3412	E SLIGHT LOG BAS #L/M UT ALU ERO IF < #ALUS AC COMP JMP ADD CALL ADD PONENT B CALL LWAYS NE SIN/AC S. OF FR TRANS	E E NOP ZZERO IN ALU ALU #ZRO NOP #ALUS ASE 2 IN NOP CG SINCE L NOP CACT *4 NOP	RETURN ALU 40 >, I6 0 >0? #L/M SK 0 #NORM 0 RESTO #DP1 MSP #LOGF * -OG OF FR 32 #DP1	#ILOGE IP THRU IF TRUE RE ALU FRACTIONAL LOG	IM IM IM IM	16 5 14 1 8 0 8 0 5 13	3 0 23 0 16 0 0	3 40 0 24 0 61 0 75 32 18
2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22	* 20 JULY * THERE IS * * INTEGER 0012 6001 *IN ALU, 00 *RETURN ZI 0013 4063 0014 D408 0015 B860 0016 0418 0015 B860 0016 0418 0017 A2E0 0018 C01D 0019 A200 *GIVES EX 0018 B10B *RESULT AI 0018 D400 *ARITH R. 001C 3412 001D 10A0	E SLIGHT LOG BAS #L/M UT ALU ERO IF < #ALUS AC COMP JMP ADD CALL ADD PONENT B CALL LWAYS NE SIN/AC S. OF FR TRANS RSH	E E NOP ZERO IN ALU ALU #ZRO NOP #ALUS ASE 2 IN NOP G SINCE L NOP ACT *4 NOP TRANS	RETURN ALU 40 >, I6 0 >0? #L/M SK 0 #NORM 0 RESTO #DP1 MSP #LOGF * -OG OF FR 32 #DP1 NOP	#ILOGE IP THRU IF TRUE RE ALU FRACTIONAL LOG	IM IM IM IM	16 5 14 1 8 0 8 0 5 13 4	3 0 23 0 16 0 0 5	3 40 0 24 0 61 0 75 32 18 0
2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23	* 20 JULY * THERE IS * * INTEGER 0012 6001 *IN ALU,00 *RETURN ZI 0013 4063 0014 D408 0015 B860 0016 0418 0015 B860 0016 0418 0017 A2E0 0018 C01D 0019 A200 *GIVES EX 0018 B10B *RESULT AI 0018 D400 *ARITH R. 001C 3412 001D 10A0 001E 1180	E SLIGHT LOG BAS #L/M UT ALU ERO IF < #ALUS AC COMP JMP ADD CALL ADD CALL ADD PONENT B CALL LWAYS NE SIN/AC S. OF FR TRANS RSH RSH	E E NOP ZERO IN ALU ALU #ZRO NOP #ALUS ASE 2 IN NOP G SINCE L NOP CG SINCE L NOP RACT *4 NOP TRANS RSH	RETURN ALU 40 >, I6 0 >0? #L/M SK 0 #NORM 0 RESTO #DP1 MSP #LOGF * 32 #DP1 NOP NOP	#ILOGE IP THRU IF TRUE RE ALU FRACTIONAL LOG	IM IM IM IM	16 5 14 1 8 0 8 0 5 13 4 4	3 0 23 0 16 0 0 5 12	3 40 0 24 0 61 0 75 32 18 0 0
2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 24	* 20 JULY * THERE IS * * INTEGER 0012 6001 *IN ALU,00 *RETURN ZI 0013 4063 0014 D408 0013 4063 0014 D408 0015 B860 0016 0418 0015 B860 0016 0418 0017 A2E0 0018 C01D 0019 A200 *GIVES EX 0018 D400 *RESULT AI 0018 D400 *ARITH R. 001C 3412 001D 10A0 001E 1180 001F 1180	E SLIGHT LOG BAS #L/M UT ALU ERO IF < #ALUS AC COMP JMP ADD CALL ADD CALL ADD CALL EVAYS NE SIN/AC S. OF FR TRANS RSH RSH RSH	E E NOP = ZERO IN ALU ALU #ZRO NOP #ALUS ASE 2 IN NOP G SINCE I NOP CG SINCE I NOP CG SINCE I NOP CG SINCE I NOP	RETURN ALU 40 >, 16 0 >0? #L/M SK 0 #NORM 0 RESTO #DP1 MSP #LOGF * 32 #DP1 NOP NOP NOP	#ILOGE IP THRU IF TRUE RE ALU FRACTIONAL LOG	IM IM IM IM	16 5 14 1 8 0 8 0 5 13 4 4 4	3 0 23 0 16 0 0 5 12 12	3 40 0 24 0 61 0 75 32 18 0 0 0
2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 23 24 25	* 20 JULY * THERE IS * * INTEGER 0012 6001 *IN ALU, 00 *RETURN ZI 0013 4063 0014 D408 0013 4063 0014 D408 0015 B860 0016 0418 0017 A2E0 0018 C01D 0017 A2E0 0018 C01D 0019 A200 *GIVES EX 001A 810B *RESULT A 001B D400 *ARITH R. 001C 3412 001D 10A0 001F 1180 0020 1180	B SLIGHT LOG BAS #L/M UT ALU ERO IF < #ALUS AC COMP JMP ADD CALL ADD CALL ADD PONENT B CALL LWAYS NE SIN/AC S. OF FR TRANS RSH RSH RSH RSH	E E NOP = ZERO IN ALU ALU #ZRO NOP #ALUS ASE 2 IN NOP G SINCE I NOP CG SINCE I NOP CG SINCE I NOP TRANS RSH RSH RSH	RETURN ALU 40 >, 16 0 >0? #L/M SK 0 #NORM 0 RESTO #DP1 MSP #LOGF * -OG DF FR 32 #DP1 NOP NOP NOP NOP NOP	#ILOGE IP THRU IF TRUE RE ALU FRACTIONAL LOG	IM IM IM IM	16 5 14 1 8 0 8 0 5 13 4 4 4 4	3 0 23 0 16 0 0 5 12 12 12	3 40 0 24 0 61 0 75 32 18 0 0 0 0
2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 20 21 223 24 25 26	* 20 JULY * THERE IS * INTEGER 0012 6001 *IN ALU, 00 *RETURN ZI 0013 4063 0014 D408 0015 B860 0016 0418 0017 A2E0 0018 C01D 0017 A2E0 0018 C01D 0017 A2E0 0018 C01D 0017 A2E0 0018 C01D 0017 A2E0 0018 C01D 0017 A2E0 0018 D400 *RESULT AI 0018 D400 *ARITH R. 001C 3412 001D 10A0 001F 1180 0020 1180 0021 3580	B SLIGHT LOG BAS #L/M UT ALU ERO IF < #ALUS AC COMP JMP ADD CALL ADD CALL ADD PONENT B CALL LWAYS NE SIN/AC S. OF FR TRANS RSH RSH RSH RSH RSH RSH RSH RSH	E E NOP ZERO IN ALU ALU #ZRO NOP #ALUS ASE 2 IN NOP G SINCE L NOP CG SINCE L NOP CG SINCE L NOP TRANS RSH RSH RSH RSH RSH	RETURN ALU 40 >, I6 0 >0? #L/M SK 0 #NORM 0 RESTO #DP1 MSP #LOGF * -OG DF FR 32 #DP1 NOP NOP NOP NOP NOP NOP	#ILOGE IP THRU IF TRUE RE ALU FRACTIONAL LOG	IM IM IM IM	16 5 14 1 8 0 8 0 5 13 4 4 4 4 4 13	3 0 23 0 16 0 0 5 12 12 12 12	3 40 0 24 0 61 0 75 32 18 0 0 0 0 0
2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 24 25 26 27	* 20 JULY * THERE IS * * INTEGER 0012 6001 *IN ALU, 00 *RETURN ZI 0013 4063 0014 D408 0013 4063 0014 D408 0015 B860 0016 0418 0017 A2E0 0018 C01D 0017 A2E0 0018 C01D 0019 A200 *GIVES EX 001A 810B *RESULT A 001B D400 *ARITH R. 001C 3412 001D 10A0 001F 1180 0020 1180	B SLIGHT LOG BAS #L/M UT ALU ERO IF < #ALUS AC COMP JMP ADD CALL ADD CALL ADD PONENT B CALL LWAYS NE SIN/AC S. OF FR TRANS RSH RSH RSH RSH	E E NOP = ZERO IN ALU ALU #ZRO NOP #ALUS ASE 2 IN NOP G SINCE I NOP CG SINCE I NOP CG SINCE I NOP TRANS RSH RSH RSH	RETURN ALU 40 >, 16 0 >0? #L/M SK 0 #NORM 0 RESTO #DP1 MSP #LOGF * -OG DF FR 32 #DP1 NOP NOP NOP NOP NOP	#ILOGE IP THRU IF TRUE RE ALU FRACTIONAL LOG	IM IM IM IM	16 5 14 1 8 0 8 0 5 13 4 4 4 4	3 0 23 0 16 0 0 5 12 12 12	3 40 0 24 0 61 0 75 32 18 0 0 0 0

- iv -

PAG	-		MONTAC	ASSEMBLY	ne · E5	T11 (2					
	0024			#DP1		ET EXP BASE E		12	18	7	
	0025		#DPO	MPYH	MPYL	P Book 1 Range F V 0 Allor 9 5 South Book - Kauer		17	4	4	
	0026		MPY	#DPO		LLEFT LSP		12	17	17	
	0027		#DPO	NOP	Z1	the one has a f Bag Cart		17	0	8	
	0028		ADD	#ZRO	0		IM	8	23	0	
	0029		#T1	ALU	NOP			21	3	0	
35		INE UP		VITH EXP							
	002A		CALL	NOP		#LINRT	IM	0	0	50	
	0028		ADD	<b>幹丁1</b>	1		IM	8	21	1	
	0020		<b>#</b> T1	ALU	NOP			21	З	0	
	0020		COMP	<b>特丁1</b>	5		IM	14	21	5	
40	002E	C40A	JMP	NOP	#LINRT		IM	1	0	42	
	002F		TRANS		<b>神DPO</b>			13	17	17	
42	0030	0418	JMP	NOP	#L/M			1	0	24	
		2082		TRANS				8	5	18	
44	*										
		INGLE I	P. LOG	ICAL RIGH	HT OF HI	PO					
		D401		NOP		#DPRT1	IM	5	0	33	
47	0033		RSH	#DPO	NOP			4	17	0	
48			IN AFLG							ı	
	0034		SIN			LRSB&ROTATE	IM	5	0	34	
	0035		<b>#DPO</b>	RSH	NOP			17	12	0	
51	0036	BCO9	M1D/AD	NOP	#FFFEM1		IM	15	0	9	
	0037		AND	MDAT	#DPO			9	7	17	
	0038		OR	AFLG		IN CARRY BIT		11	1	З	
	0039		RSH	ALU	NOP RC	TATE RT		4	З	0	
	003A	A180	ADD	RSH	0		IM	8	12	0	SOL
51											
		0401		NOP	RETURN			1	0	1	
		4403	<b>特DPO</b>	NOP	ALU			17	0	З	
58											
				EGER EXPO							
60				1SP #DP1					~		
		D400		NOP		#NORM	IM	5	0	32	
		9000			0		IM	4	0	0	
				ALU			IM	12	3	1	
	0040		TRANS	NOP	2		IM	13	0	2	
	0041		#T2	TRANS	NOP		T 64	22	5	0	
	0042		M1D/AD	NOP	#H4000		IM	15	0	55	
	0043		ADD	#ZRO			IM	8	23	15	
	0044		特DP1	ALU	MPY	#NLOOP		18	3	4	
	0045		AND	MDAT	MPY			9	7	4	
	0046		MPY	#T2	MPY			12	22	4	
	0047		COMP	MDAT		INTEL DIT 14 OFT	Y bet	14	7	3	
	0048		JMP	NOP		UNTIL BIT 14 SET		1	0	68	
		AA41		#DP1			IM	10	18	1	
	004A	0401	JMP	NOP	RETURN			1	0	1	
75											
	와 I ( 상	OF TO	CRACTIO		DAGE E						
		6401		VAL LOG I				25	0	1	
		9804	#RTN3 MADDR	NOP	RETURN	THEUNOF	IM	25	0	4	
					株HLF #DP1		111	13	23	18	
	004D 004E		TRANS	#ZRO TRANS			IM	4	ي ح ح	0	
200	UUME	TUMU	RSH	CHIMA	V		71.1	-+	0	0	
	004F	2997	SUB	DCH	MIDAT	JSUALLY NEG RESUL		10	12	7	

								_
			- vi -					
			OF : FFT1LG					
83 0050 44		ALU	TRANS		17	3	5	
84 0051 CC		NOP	#DIV NEG NUMERATOR	IM	0	0	185	
85 0052 21		RSH	MDAT		8	12	7	
86 0053 34		NOP	#DPO RESULT DPO LSP		13	0	17	
87 0054 30		TRANS	#DPO SQUARE IT		12	5	17	
88 0055 90		NOP	8 POP MO	IM	4	0	8	100
89 0056 44		MPYH	MPYL SAVE SQ	* 6.4	17	4	4	
2 0057 98			, #C4	IM	6	0	5	
3 0058 32		<b>特DPO</b>	MDAT (C4)		12	17	7	
4 0059 20		MPYH	MDAT (C5)		8	4	7	
5 005A 32		#DPO	ALU		12	17	3	
6 005B 20		MPYH	MDAT (C6)		8	4	7	100
7 0050 32		#DPO	ALU		12	17	3	1
8 0050 20		MPYH	MDAT (C7)		8	4	7	10
9 005E 32		<b>非DPO</b>	ALU		12	17	3	
10 005F 34		TRANS	NOP RESULT OF DIV		13	5	0	
11 0060 30		MPYH	TRANS		12	4	5	
12 0061 20		MPYH	TRANS	****	8	4	5	18
13 0062 BC		ALU	2	IM	12	3	2	
14 0063 90			0	IM	4	0	0	
15 0064 04		NOP	#RTN3		1	0	25	
16 0065 48	304 #DP1	NOP	MPYL		18	0	4	
17 #	- 105 Juni Juni 40 5 1 Junu - 1 ) 40 5 1 Juni							
	COSINE WIND							100. 1. 1
	S MEM1 BUFF							111
	NAL INPUT IN		TER 12SEPT					
	CKED OK 31 A				-			1
22 0066 68		NOP	RETURN #HANN		26	0	1	1.1
	PARAMETERS F		11 PB A PB A PB					
24 0067 80		NOP	#PARAS	IM	0	0		
25 0068 58		NOP	MPYL		22	0	4	
26 0069 FC		NOP	#SGNMSK GET : 7FFF	IM	15	0	50	- 7
	PHASE INCR							1
	E1 TRANS			IM	13	7		
	A5 #DPO				17		5	
	039 CALL			MI	0		185	
	2F6 ADD		#12		8	23	22	
	T IN #DPO L		PT /O					
	READING SI			Y 64	,		-	
			25 PUSH MEMS					-
	580 TRANS	RSH	0	IM	13	12	0	201
111	7 A 82	7175 A 6 1 475					-	
35 0070 28	SAD SUB	TRANS	TRANS TD-: 3FFF(-PI/2)		10		5	
	CO3 #TEMP				19		3	1
38 0072 54			NOP		21	3	0	10.00
39 0073 1H	BBD MADDR	#BASE	#BASE		6	29		
40 0074 58			NOP CNTR		22	5	0	1
	1/2 DF DATA		40	* * * *		0.4	4.0	
42 0075 De				IM			40	
43 0076 22			SIN #HANLO1 >			23	13	
44 0077 10						3	0	
45 0078 29			#TEMP ADD H.S.		10	12	19	
			M O (IMG STOR)			-		
	067 MPY				12	3	7	
48 007A 22	SRI ADD	<b>禄11</b>	#DPO UPDATE SIN ADDR		В	21	17	

-	V11	-

PAG	E 5 HAI	PMONTAC	ASSEMBIV	OF : FFT1L1				
	0078 9080	MDAT	MPYH	0	IM	7	4	0
	0070 5460	<b>#</b> T1	ALU	NOP	<b>T</b> 11	21	3	õ
51		ADD	#T2	2 UPDATE CNTR	IM	8	22	2
	007E 5860	种T2	ALU	NOP	211	22	3	ō
	007F 3876	COMP	ALU	#T2		14	3	22
54		JMP	NOP	#HANLO1	IM	1	0.00	118
55			( C)	WITHING L	A. ( 8	T	0	110
	0081 D6AB	SIN	<b>#T1</b>	40	IM	5	21	40
	0082 5840	#T2	TRANS	NOP ZERO CNTR	<b>T</b> 1 1	22	5	0
	0083 22ED	ADD	#ZRO	SIN #HANLO2		8	23	13
	0084 1060	RSH	ALU	NOP		4	3	0
	0085 2993	SUB	RSH	#TEMP		10	12	19
61		MPY	ALU	MDAT *DATA FROM MO		12	3	7
	0087 2AB1	SUB	称T1	#DPO		10	21	17
	0088 9080	MDAT	MPYH	0	IM	7	4	0
	0089 5460	#T1	ALU	NOP	111	21	3	õ
	0084 A2C2	ADD	#T2	2	IM	8	22	2
	008B 5860	#T2	ALU	NOP	111	22	3	ō
	008C 3876	COMP	ALU	#T2		14	3	22
68		JMP	NOP	#HANLO2	IM	1		131
	0085 D6A8	SIN	HT1	40	IM	5	21	40
	008F 041A		1		TU			
71		JMP RSH	NOP	*LI/MX	TM	1	0	26
72		Ron	NOP	0	IM	4	0	0
73		TO CALCO		D TELLIM				
74				LIROM				
75		ZLLUGIA a	271 211					
	0091 980A	MADDR	NOP	HOUDDET HOUDI OO	IM	4	0	10
	0092 1001	MDAT	NOP	#PWRRET #PWRLOG RETURN	11.1	6 7	0	1
	0072 1001 0093 D418	SIN	NOP	56 16,>=	IM	5	0	56
	0074 A2E0	ADD	#ZRO	0	IM	8	23	0
	0095 6060	#L2/N1	ALU	NOP LOOP CNTR	111	27	3	õ
81		MADDR	ML.V	#LINSCF	IM	6	0	1
	0097 5007	#CNT	NOP	MDATO	111	20	õ	7
	0098 1BBD	MADDR	#BASE	#BASE		6	29	29
	0079 9000	RSH	NOP	O NORM MEMS	IM	4	0	0
	007A 34E0	TRANS	MDAT	NOP	111	13	7	o
	007B 30E5	MPY	MDAT	TRANS #PWRLOP		12	7	5
	0090 3447	TRANS	MOADR	MDAT		13	2	• 7
		#T2	NOP	TRANS		22	ō	5
	007E 4484	#DPO	MPY	MPY		17	4	4
	* NOW Y^2	WLAT C		111 1		4.7	-7	-
		MPY	TRANS	MDAT		12	5	7
	00A0 CO6E		NOP	#DPADD	IM	Ö		430
		#DP1	MPY	MPY	111	18	4	430
	00A2 C039		NOP		IM			185
	00A2 C034	ADD		ADIV	11.1	0	0 23	20
				#CNT SCALE TO INTEGER		8	20	æ0
			in 0 50 .	IT'S AVAILABLE				
	* FOR RES			ATO AFT OUD ADDD		10	~	~~
	00A4 3416	TRANS	TDANC	#T2 GET CUR ADDR		13	0	22
			TRANS	#L2/N1		8	5	27
	00A6 1803 00A7 1C11		NOP	ALU		6 7	0	3
10	JOH/ ICII	1.1754-01	NOP	#DPO		/	0	17

					-	viii -						
PAGE	. 6	5 H	ARMONIAC	ASSEM	BLY	OF : 1	FFT1	L2				
16	00A8	22F1	ADD	#ZRD		#DPO				8	23	17
17	00A9	8012	CALL	NOP		#ILOG	Ε		IM	0	0	18
18	00AA	BC07	M1D/AD			#DISCI	L_		IM	15	0	7
19	* 50	CALE	DISPLAY	BY MPY	81 E	DISCAR	D OF	LSP				
20	OOAB	30E3	MPY	MDAT		ALU				12	7	З

IM 14 1 0

17 16

#ALUS #DIVL SUB DIVOR 10

			1 16/1 1 1	I There had			da 6.000			
21	00AC 3C1	6 M1D/AD	NOP	#T2 (	ET CURR ADDR		15	0		
22	00AD 181	6 MADDR		#T2			6	0	22	
"mail hand	00AE A34	2 ADD	ALL O ZALLA	0		IM	0	77	2	
		ADD	WL2/N1	<i>e</i>		1 14	0	21	2	ວບ
174	4									
24	ODAE 6CA	0 #12/N1	ALU .	NOP DOP	ES N/2 PTS		27	3	0	
<ul> <li>(1) (2)</li> </ul>	0000 400		MIL A DED	4 110004		The	0	1	1	
20	JUN UQUU	I ADD	MIMDR	I UPDA	E.	111	0	0	1	
59	00B1 9CE	IO MDAT	MPY	0	SPECT RESULT	IM	7	4	0	
27	00B2 D40	8 SIN	NOP	40 > , 1	R NEXT FETCH	IM	5	0	40	
00	0000 104	O MADDD	ALLI		NEVT EETCH		4	2	2	
20	0000 100	IS MADE	MLU	ALU FUR	C NEXT FEICH		0	5	5	
59	00B4 3B7	B COMP	#L2/N1	幹L2/N1			14	21	27	
30	00B5 843	B JMP	NOP	#PWRLOP		IM	1	0	155	
51	OORA BAR	TRANG	MDAT	1		TM	13	7	1	
	0000 0-46	" T LIFELIAR		10 T POP OF	COTU	4.11	* W		*	
32	* MUSI	ZERU UUT H	(ESI UP P	ter POR SI	юотн					
33	00B7 856	5 JMP	NOP	<b>#MRET</b>		IM	1	0	453	
34	0088 9800	A MADDR	NOP	#PWRRFT		TM	6	0	10	
			140.11	TTI UVISISMU I				-		
35	*									
2	00B9 700	)1 #RTN1	NOP	RETURN	#DIV #DIV SU	JBR	28	0	1	
7	444T &I C	DIVIDEND	TNPUT #1	DPO (D P	)					
		4P3 7 51 A1 11			CD					
4	*DIVISL	DR IN ALU,	RESULT .		-57					
		INDER IN #D			)END)					
6	* CHECK	ED DK AUG	1979							
	0000 404	3 #ALUS	ALLI	AL 11			14	2	3	
/	OUBA 406	10 HALVO	ALU	ALU	*Q(	1	10	ت	5	
8	00BB 322	3 MPY	= #DPO	, ALU	*0(	JOT	12	17	З	
9	*SIGN G	OT BY MPY								
10	0000 940	O SIN	NOP	0	SON	тм	5	0	0	
10	0000 740	O SIN	NOD	0		111	-			
11	0080 050	NIG SIN	NUP	96		IM	5	0	96	
12	*IF MSP	OF DPO IS	G O , USE	DIVISR AS	SGN					
13	OORE BAS	O COMP	<b>#DPO</b>	0		TM	14	17	0	
4 /8	AODE DOC	MOV	HALLIC	1 DONIE	3 SGN IF =0 *IM6,<	The	1 13	41	4	
1 44	OUBP BEU	A FIFT	MALUS	I DUNE	1F =0	114	1 =	10	1	
15	00CO D41	O SIN/AC	NOP	48	*IM6, <	IM	5	0	48	
16	00C1 B62	O TRANS	#DPO	0		IM	13	17	0	
17	0002 405	5 ATEMP	MPV	TRANG			10	4	5	
4.00	UUUC TUL		111 1	INPINO			. /	-7	~	
10	THAKE L	IVISUR PUE	3							
19	OOC3 BAC	O COMP	<b>#ALUS</b>	0		IM	14	16	0	
20	0004 852	7 JMP	NOP	#POSDVR		IM	1	0	199	
34	OOCE OOF	o cun	TDANC	MALLIC			10	12	41	
s. 1	0000 288	O SUB	CVIANI	#ALUS			10	5	16 3	
55	0006 400	3 #ALUS	NOP	ALU			16	0	З	
		VDEND POS								
	00C7 BA2		<b>#DPO</b>	0	#pachup /	TM	1 /	17	0	
					#POSDVR <	IM	14		0	
25	0008 852	2B JMP	NOP	<b>#POSDND</b>		IM	1	0	203	
26	00C9 D40	O SIN/AC	NOP	32		IM	5	0	32	
	OOCA CIE		NOP	#DPNEG		IM	õ		235	
						71.1	0	0	200	
28	*PACK L	SP LEFT BE	FORE US	ING D.P. L	E.F.T					
29	00CB 080	B IDADR	NOP	SOV	#POSDND		2	0	11	
	00CC 30B			#DPO * F					17	
			TRANS		mun Lor		12	5		
31	00CD 44C	)8 #DPO	NOP	Z 1			17	0	8	
32	OOCE 50A	O #CNT	TRANS	NOP			20	5	0	
and time	AAAE DAE		ADDA	ALAS LICA	-	100	4.0	4 -7		

32 OOCE 50A0 #CNT 33 OOCF 2A30 SUB

35 00D0 B820 COMP

34 \*RESTORE DIVIDEND IF OV=1

**特DPO** 

AFLG O

2405 7 14	DMONTY AC AC	CONTRACTOR NO.							
	RMONIAC AS			VIIDV		The		~	
36 00D1 8534			#REST			IM	1		212
37 00D2 AE20			0			IM	11	17	0
38 00D3 2A30					EAL SUBTR		10	17	16
39 00D4 3071			#DPO	*RES	T		12	3	17
40 00D5 4508	#DPO Z		Z 1				17	8	8
41 00D6 A281			1	桥	INCR CNT	IM	8	20	1
42 00D7 5060			NOP				20	З	0
43 OOD8 B870	COMP A	LU	16			IM	14	З	16
44 00D9 852F	JMP N	IOP	#DIVL			IM	1	0	207
45 00DA D400	SIN/AC N	IOP	32			IM	5	0	32
46 OODB D413	SIN/AC N	IOP	51			IM	5	0	51
47 * MOVE OV	(0) INTO M	ISP OF R	EM						
48 00DC 1220	RSH/MC #	DPO	NOP				4	17	0
49 *SET REM	SIGN SAME	AS DVDE	ND						
50 00DD 3413				GET D	VDND		13	0	19
51 OODE BBAO			0 <			IM	14	5	Ó
52 OODF C524			#POSR			IM	1		228
-53 OOEO 4580			NOP	401	EM POS	411	17	12	0
54 00E1 B620			0	- 111		IM	13	17	õ
55 00E2 28A5			TRANS			711	10	5	5
56 00E3 4460			NOP				17	3	.0
57 OOE4 BA60				#POS	-	The			
			0	#PUSI	7	IM	14	19	0
58 00E5 C529			#POSQ			IM	1	0	233
	NOT IF REQ								
60 00E6 B400			0			IM	13	0	0
61 00E7 28B1			<b>特DPO</b>				10	5	17
62 OOE8 4403			ALU				17	0	3
63 00E9 041C	JMP N	IOP	林RTN1	#P050	3		1	0	28
64 OOEA D404	SIN/AC N	IOP	36			IM	5	0	36
65 * DOUBLE	PRECISION								
66 OOEB D400	AC		32	#DPNI	EG	IM	5	0	32
67 OOEC FC12	M1D/AD N	IOP	#SGNMSK	( 井(	GET SGNMSK	IM	15	0	50
68 OOED B620	TRANS #	DPO	0			IM	13	17	0
69 OOEE 28B1	SUB T	RANS	<b>种DPO</b>	#	NEGATE LSP		10	5	17
70 OOEF 24E3	AND M	IDATA	ALU	-14- (	CLR SGN		9	7	З
71 OOFO 4403	#DPO N	IOP	ALU	*	SAV LSP	Stop 1	17	0	З
72 OOF1 38B1	COMP T	RANS	<b>特DPO</b>				14	5	17
73 *IF LSP=/	O MAKE MSP	COMPL,	NOT NEG	ATE					
74 00F2 C535	JMP N	IOP	<b>#NOTO</b>			IM	1	0	245
75 00F3 28A5	SUB T		TRANS		NEG MSP		10	5	5
76 00F4 0401			RETURN				1	0	1
77 00F5 4460			NOP	#NOT	0 *SAV MSP		17	З	0
78 00F6 AA21			1		*COMPLEM	IM	10	17	1
			RETURN		Sur there is a sure that if a		1	0	1
80 OOF8 4460			NOP				17	З	ō
2 * FILE FF		bes 1.	NUN					9	v
	NTIAL BASE								
				MOVI	,				
4 * LEVL ZE							11	~	-
			ALU	₩EXP:	ere" noise	The	16	3	3
6 00FA B401		IOP ,				IM	13	0	1
7 OOFB BOA1		RANS ,			A	IM	12	5	1
8 OOFC B860			0			IM	14	3	0
9 OOFD 8440			<b>WPYMD</b>	GEN C	ASE	IM	1		256
10 00FE B402	TRANS =N	IOP ,	2			IM	13	0	2

PAGE	E 8 HAI	RMONIAC .	ASSEMBLY	OF : FF	FT1EX					
11	00FF 0401	JMP :	=NOP	, RETURN	GEN CASE (REQD)		1	0	1	
	0100 AA01		#ALUS	1	#MPYMO	IM	10	16	1	
	0101 30A4			, MPY		0.000	12	5	4	
	0102 4060			, NOP			16	З	0	
	0103 B860			,0		IM	14	3	ō	
	0104 8440			, #MPYMO		IM	1		256	
	0105 22E4			MPYL		711	8	23	4	
	0106 0401			RETURN			1	0	1	
19	* SCL2 - 1						*	V	*	
	* INPUT I									
20	* WITH CN				TNI 44 TO					
21			AL SHIFI	S REG.D	IN #12					
22	* OUTPUT		4 75 75		HOOL O TO HOD AN	77 h.d	10	-		
	0107 AAC1	SUB	#T2	1	#SCL2 T2 MSP CN	IM	10	22	1	
24	0108 4063	#ALUS	ALU	ALU			16	З	З	
25		SUB	<b>#ALUS</b>	1	#SHLOP	IM	10	16	1	
	010A 4063	#ALUS	ALU	ALU			16	З	З	
27		COMP	#ZRO	ALU			14	23	З	
28	010C 8449	JMP	NOP	#SHLOP		IM	1	0	265	
29	010D 1180	RSH	RSH	NOP			4	12	0	
30	010E 0401	JMP	NOP	RETURN			1	0	1	
31	010F A180	ADD	RSH	O FOR	EASY ACCESS	IM	8	12	0	SC
271		THE REAL								
2		INS								
З	* ARGUMEN		MEM1 (0-	> >						
4										
5	* BASES M				400)					
6	* M IS TO									
	0110 5801	#T2	NOP	RETURN			22	0	1	
	0111 D400	SIN/AC	NOP	32	*IM6,=	IM	5	Ő	32	
	0112 9008	RSH/MC	NOP	8	POPM1	IM	4	õ	8	
	0113 BC00	M1D/AD		#ARGS	1 4.71 1 1 4	IM	15	0	0	
	0114 74E0			, NOP		×11	29	7	ŏ	
	0115 AOEO			O		IM	8	7	ŏ	
					*AVOID M1 ERR	T1.1	29	3	3	
	0116 7463				WANTO LIT EKK		13	3	0	
	0117 34E0			, NOP						
	0118 6005			, TRANS			24	0	5	
	0119 60E0			, NOP			24	7	0	
17								-		
	011A 2317	ADD	粋L/M	#ZRO			8	24	23	
	011B C139	CALL	NOP	#EXP2		IM	0	0	249	
	011C 3404	TRANS	NOP	MPYL			13	0	4	
21		株L2/N1	TRANS	NOP			27	5	0	
22	* CALC TO	T PTS (P	WR OF 2)							
23	011E 22F8	ADD	#ZRO	特仁/19			8	23	24	
24	011F C139	CALL	NOP	₩EXP2		IM	0	0	249	
25	0120 6004	#L2/N1	NOP	MPYL			27	0	4	
	0121 0416	JMP	NOP	#T2			1	0	22	
	0122 9000	RSH	NOP	0		IM	4	Ō	0	
28	*		10.1.775Å			211		-	-	
	0123 980D	MADR		#FFTRE	T #FFT	IM	6	0	13	
	0124 1001	MDAT		RETURN		4.1.1	7	õ	1	
	0125 8050	CALL	NOP	#PARAS		IM	ó		272	
32		OUTER LO		WL WIGD		71.1	U	0	tim I have	
				1		YM	C	23	4	
	0126 A2E1	ADD	#ZRO			ΙM	8	23	1	
34	0127 7803	件し1/0	NOP	ALU			30	0	З	

PAGE				OF : FF1					
	0128 3418		=NOP	,	#L0L00		13	0	24
36	0129 28BE		=TRANS	,			10	5	30
37	012A C139	CALL	=NOP	, 솪EXP2		IM	0	0	249
38	0128 6804	#LI/MX	=NOP	, MPYL			26	0	4
39	012C 5804	<b>#T2</b>	=NOP	, MPYL			22	0	4
40	012D B402	TRANS	NOP	2		IM	13	0	2
41	012E 30A4		=TRANS	, MPYL			12	5	4
42			NOP	#SGNMSK		IM	15	0	50
43	0130 3404		=NOP	, MPYL			13	0	4
44	0131 68A0		=TRANS	, NOP			26	5	0
45	* SET UP			TTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTT			<i>a</i> 0	5	~
46		ADD		, #ZRO			8	26	23
				1		The			
47	0133 B4E1	TRANS	MDAT			IM	13	7	1 5
48	0134 44A5		TRANS	TRANS		***	17	5	
49	0135 C039		NOP	#DIV		IM	0	0	185
50	the second second second second	SIN/AC	NOP	48 * <		IM	5	0	48
51	*								
52		TEST WAS	S REMOVEI	TO SAVE	SPACE				
53	特								
54			= 律ZRO	,0	#13	IM	13	23	0
55		<b>非CNT</b>	=TRANS	, TRANS			20	5	5
56	0139 22F1	ADD	#ZRD	#DPO			8	23	17
57	013A 7C03	#RTN2	NOP	ALU TEN	1P SAVE		31	0	З
58	0138 9000	RSH/MC	=NOP	,0		IM	4	0	0
59		MPY	#CNT	#RTN2	#LMLOO		12	20	31
60	013D BCOB	M1D/AD	NOP	#P1/2		IM	15	0	11
61	013E 3404	TRANS	=NOP	, MPY			13	0	4
62		ADD	TRANS		ROUND SINE/COS	IM	8	5	8
63	0140 D460	SIN	=ALU	, 32	Contraction of the contraction o	IM	5	3	32
64		ADD	MDAT		DDS PI/2 FOR COS	211	8	7	3
65	0142 4COD	#TEMP	NOP	SIN	103 FITE FOR 605		19	ó	13
		SIN	=ALU	, 40		IM	5	З	40
66						711			23
67			=#LI/MX		OR INNER LOOP		8	26	
68		TRANS	=NOP	, SIN			13	0	13
	0146 4CAO		=TRANS	, NOP			19	5	0
70	* SET UP								
	0147 7860	特し1/0	=ALU	, NOP			30	3	0
	0148 2304		= 特 L 1 / 0	, ✦CNT			8	30	20
73	0149 3740	TRANS	= 粋LI/MX	, NOP	#L1L00		13	26	0
74	014A 2865	SUB	=ALU	, TRANS			10	З	5
75	014B 4063	#ALUS	=ALU	, ALU			16	Э	З
76	014C 23A3	ADD	#BASE	ALU			8	29	3
77	014D 4463	<b>林DPO</b>	ALU	ALU			17	З	З
	014E 207A		ALU	#LI/MX			8	З	26
	014F 4863		ALU	ALU			18	З	З
	0150 1A51		=#DP1	, #DPO			6	18	17
	0151 34E7		=MDAT	, MDAT			13	7	7
	0152 1A32		=#DPO	, 带DP1			6	17	18
	0153 28E5		=MDAT	, TRANS			10	7	5
			=ALU	, ALU			21	3	3
							8	7	5
	0155 20E5		=MDAT	, TRANS			8		
	0156 1060		=ALU	, NOP				3	0
	0157 28A7		=TRANS	, MDAT			10	5	7
88	0158 4063	#ALUS	=ALU	, ALU			16	3	3

100	X11	1.00
_	VII	

2       015A       1811       MADDR       NDP       #DPO       6       0       17       3       0       17       12       19       21         4       015C       1CO3       MDAT       NDP       ALU       7       0       3         5       015D       A080       ADD       MPYH       0       IM       6       4       0         6       015S       1323       MPY       #LUS       #TEMP       12       21       17         7       015F       1323       MPY       #TI       #TEMP       12       21       17         7       015C       1223       MPY       #TI       #TEMP       12       21       17         10       0163       220       MDX       MDAT       ALU       NDP       13       26       0         11       0165       3270       MPY       #TEMP       #ALUS       12       19       16         13       0167       1CO3       MDAT       NDP       ALU       7       0       3       0       5         16       0167       7800       ML1/0       ALU       , NDP       30       3															
69       0159       2007       ADD       =TRANS       MDAT       8       5       7         2       015A       1811       MADR       NOP       #DPO       6       0       17         3       015B       3275       MPY       #TEMP       #T1       12       19       21         4       015C       1003       MDAT       NOP       ALU       7       0       3         5       015D       AOBO       MPYH       0       IM       8       4       0         7       015F       1AADD       #DP1       #PTACTS AS       MPY DELAY       6       18       18         8       0161       32B3       MPY       #T1       #TEMP       ALU       8       4       3         10       0162       160       MDAT       ALU       NOP       7       3       0       11       16       4       4       0       12       14       14       22       17       16         12       164       S2C5       MPY       #ALU       NDP       ALU       10       30       3       30       3       30       3       30       3       30 <td></td> <td></td> <td></td> <td></td> <td>- </td> <td>xii -</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>					- 	xii -									
2       015A       1811       MADDR       NOP       #0PO       6       0       17       3       12       19       21         4       015C       1C03       MDAT       NOP       ALU       7       0       3         5       015D       A0BO       ADD       MPYH       ALU       7       0       3         6       015E       3213       MPY       #ALUS       #TEMP       12       21       17         7       015F       1A32       MADDR       #DP1       #DT1       ACTS AS MPY DELAY       6       18       18         8       0160       2083       ADD       MPYH       ALU       8       4       3       3       0         10       0163       3220       MPY       #TEMP       #ALUS       12       19       16         13       0166       2833       SUB       MPYH       ALU       10       4       3         14       0162       2835       ADD       #PHA       ALU       7       0       3       0         14       0166       2835       SUB       MPYH       ALU       7       0       3       0 </td <td>PAGE</td> <td>E 10</td> <td>HAI</td> <td>RMONIAC</td> <td>ASSEMBLY</td> <td>OF :</td> <td>FFT1A</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>an an an an an an an an Anna</td> <td>****</td>	PAGE	E 10	HAI	RMONIAC	ASSEMBLY	OF :	FFT1A							an an an an an an an an Anna	****
3       015B       3275       MPY       #TEMP       #T1       12       19       21         4       015C       1003       MDAT       NOP       ALU       7       0       3         5       015D       A080       ADD       MPYH       0       IM       8       4       0         7       015F       132B3       MPY       #ALUS       #TEMP       12       16       19         10       0161       32B3       MPY       #ALU       NOP       7       3       0         11       0162       126A       MDAT       ALU       NOP       17       3       26         12       0164       3220       MPY       #TEMP       #ALU       18       4       0         12       0164       3270       TRANS       =#LI/MX       NOP       ACTS AS MPY DELAY       13       26       0         14       0165       3740       TRANS       =#LI/MX       NOP       ACTS AS MPY DELAY       13       26       0         15       0167       103       MAD       NOP       ALU       7       0       3       0       7       3       0 <td< td=""><td>89</td><td>0159</td><td>20A7</td><td>ADD</td><td>TRANS</td><td>MDAT</td><td></td><td></td><td></td><td></td><td></td><td>8</td><td>5</td><td>7</td><td></td></td<>	89	0159	20A7	ADD	TRANS	MDAT						8	5	7	
4       015C       1CO3       MDAT       NOP       ALU       7       0       3         5       015D       AOBO       MPYH       0       IM       6       4       0         6       015E       3213       MPY       #ALUS       #TEMP       12       16       18       18         8       0160       2083       ADD       MPYH       ALU       8       4       3         9       0161       3283       MPY       #TI       #TEMP       12       21       19         10       0162       1263       MDAT       ALU       NOP       7       3       0         11       0163       AOBO       MPY       #ALU       IM       8       4       3         10       0163       3740       TRANS       #L/XX       NOP       ACTS AS MPY DELAY       13       26       0         11       0163       3030       MDAT       MOP       ALU       7       0       3       3       0       1       14       3       27         16       # END       INNER       LOOP       SALU       , TRANS       8       30       5       3 <td>2</td> <td>015A</td> <td>1811</td> <td>MADDR</td> <td>NOP</td> <td><b>#DPO</b></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>6</td> <td>0</td> <td>17</td> <td></td>	2	015A	1811	MADDR	NOP	<b>#DPO</b>						6	0	17	
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	3	015B	3275	MPY	#TEMP	<b>衿</b> 丁1						12	19	21	
5       015D       AOBO       ADD       MPYH       0       IM       8       4       0         6       015E       3213       MPY       #ALUS       #TEMP       12       16       19         7       015F       1A322       MADDR       #PPH       ALUS       8       4       33         7       0161       3283       MPY       #TI       #TEMP       12       21       19         10       0163       3283       MPY       #TI       WTEMP       7       3       0         12       0164       3270       MRY       #TEMP       #ALUS       12       19       16         13       0165       3740       TRANS       ##LI/MX       NDP       ACTS AS MPY DELAY       13       26       0         14       0165       23740       TRANS       ##LI/MX       NDP       ACTS AS MPY DELAY       13       26       0       30 <t< td=""><td>4</td><td>015C</td><td>1003</td><td>MDAT</td><td>NOP</td><td>ALU</td><td></td><td></td><td></td><td></td><td></td><td>7</td><td>0</td><td>З</td><td></td></t<>	4	015C	1003	MDAT	NOP	ALU						7	0	З	
7015F1A52MADDR#DP1#DP1ACTS ASMPY DELAY61818801602083ADDMPYHALUB439016132B3MPY#T1#TEMP12211710016332B3MPY#T1#TEMP1212191001633080ADDMPYH0IM8401201643270MRAN##LI/MXNDPACTS ASMPY DELAY132601401642833SUBMPYHALU1043301501671C03MDAT=NDP, ALU7033016* END INNERLOOP CALC 'S	5	015D	A080	ADD	MPYH	0					IM	8	4	0	
8       0160       2083       ADD       MPYH       ALU       8       4       3         9       0161       3283       MPY       #T1       #TEMP       12       21       17         10       0162       1260       MDAT       ALU       NDP       7       3       0         11       0163       3080       ADD       MPYH       0       IM       8       4       0         12       0164       3270       MPY       #TEMP       #ALU       IO       4       3       26       0         14       0165       3740       TRANS       #LI/MX       NDP       ACTS AS MPY DELAY       13       26       0         14       0165       3270       TRANS       #LI/MX       NDP       ACTS AS MPY DELAY       13       26       0         14       0165       3700       TRANS       NDP       ALU       7       0       30	6	015E	3213	MPY	<b>#ALUS</b>	#TEMP	)					12	16	19	
9       0161       3283       MPY       #T1       #TEMP       12       21       19         10       0162       1c60       MDAT       ALU       NDP       7       3       0         12       0144       3270       MPY       #TEMP       #ALUS       12       19       16         13       0165       3740       TRANS       =#LI/MX       NDP       ACTS AS MPY DELAY       13       26       0         14       0164       2835       SUB       MPYH       ALU       10       4       3         15       0167       1003       MDAT       =NDP       , ALU       7       0       3         16       * END INNER LOOP CALC'S       7       0       3       0       3       0       3       0       10       14       3       27         20       0164       3679       CBAO       #L1/0       #L1/0       ML1/0       MD       1       1       0       327         21       0168       8547       JMP       =NDP       , #L100       IM       1       0       30       20       1         24       0162       2053       #CHECK	7	015F	1A52	MADDR	<b>特DP1</b>	<b>♯DP1</b>	ACTS	AS MP	Y DE	ELAY		6	18	18	1.1
9       0161       3283       MPY       #T1       #TEMP       12       21       19         10       0162       1626       MDAT       ALU       NDP       7       3       0         12       0144       3270       MPY       #TEMP       #ALUS       12       19       16         13       0145       3740       TRANS       =#LI/MX       NDP       ACTS AS MPY DELAY       13       26       0         14       0146       2883       SUB       MPYH       ALU       10       4       3         15       0167       1003       MDAT       =NDP       , ALU       10       4       3       30	8	0160	2083	ADD	MPYH	ALU						8	4	з	1
11       0163       A080       ADD       MPYH       0       IM       8       4       0         12       0164       3270       MPY       #TEMP       #ALUS       12       17       16         13       0165       3740       TRANS       #LI/MX, NDP       ACTS AS MPY DELAY       13       26       0         14       0166       2883       SUB       MPH       ALU       10       4       3         15       0167       103       MDAT       =NOP       , ALU       7       0       3         16       * END INNER LOOP CALC'S       *       *       *       30       3       0       3       0       3       0       3       0       3       0       3       0       3       0       3       0       3       0       3       0       3       0       3       3       0       3       3       0       3       3       0       3       3       0       3       3       0       3       3       0       3       3       3       3       3       3       3       3       3       3       3       3       3       3	9	0161	3283	MPY	<b>林丁1</b>	<b>#TEMP</b>	,					12	21	19	
12       0164       3270       MPY       #TEMP       #ALUS       12       19       16         13       0165       3740       TRANS       ##LI/MX       NDP       ACTS AS MPY DELAY       13       26       0         14       0166       2833       SUB       MPYH       ALU       10       4       33         15       0167       1C03       MDAT       =NOP       , ALU       7       0       33         16       * END INNER LOOP CALC'S       .	10	0162	1060	MDAT		NOP						7	З	0	
12       0164       3270       MPY       #TEMP       #ALUS       12       19       16         13       0165       3740       TRANS       ##LI/MX       NDP       ACTS AS MPY DELAY       13       26       0         14       0166       2833       SUB       MPYH       ALU       10       4       33         15       0167       1C03       MDAT       =NOP       , ALU       7       0       33         16       * END INNER LOOP CALC'S       .											IM	8		0	
13       0165       3740       TRANS       =#LI/MX, NDP       ACTS AS MPY DELAY       13       26       0         14       0166       2883       SUB       MPYH       ALU       10       4       3         15       0167       1003       MDAT       NOP       30       3       0         16       * END INNER LOOP CALC'S       .       .       NOP       30       3       0         17       0168       23C5       ADD       =#L1/0       , TRANS       8       30       5         18       0167       7860       #L1/0       =ALU       , NDP       30       3       0         19       *CHECK INNER LOOP STAGE       .       .       .       14       3       27         20       016A       3878       CMP       =ALU       , #L2/N1       14       3       22         21       016B       8549       JMP       =NDP       , #L100       IM       1       0       32       32         22       016C       2304       ADD       #ECNT       .1       IM       8       30       32         23       016D       38/NAC       NDP <t< td=""><td></td><td></td><td></td><td></td><td></td><td></td><td>5</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></t<>							5								
1401662883SUBMPYHALU10431501671C03MDAT=NOP, ALU70316* END INNER LOOP CALC'S***10*433017016823C5ADD=*+MP303001801677860#11/0=ALU, NP3030019*CHECK INNER LOOP STAGE20016A387BCMP=NDP, *1432721016B6549JMP=NOP, *1.100IM1032922016C23D4ADD#11/04CNT8302023325*CHECK MIDDLE LOOP STAGE20332223322332233223322701703876CMP=ALU, ALU2033303033033033203332332332333333333333333333333333333333333333333<								AS MP	Y DE	TAY					
15       0167       1CO3       MDAT       =NOP       , ALU       7       0       3         16       * END INNER LOOP CALC'S       .								1100							
16       * END INNER LOOP CALC'S         17       0168       23C5       ADD       =#L1/0       , NDP       30       3       0         18       0169       7860       #L1/0       =ALU       , NDP       30       3       0         19       *CHECK INNER LOOP STAGE															
17       0168       23C5       ADD       =#L1/0       , TRANS       8       30       5         18       0167       7860       #L1/0       =ALU       , NDP       30       3       0         19       *KHECK INNER LOOP STAGE       20       016A       387B       CMP       =ALU       , #L2/N1       14       3       27         21       016B       8549       JMP       =NOP       , #L1LOO       IM       1       0       329         22       016C       23D4       ADD       #L1/O       KCNT       B       30       20         23       016D       A2B1       ADD       #L1/O       KCNT       B       30       20       1         24       016E       5063       #CNT       =ALU       , ALU       20       3       3         25       *CHECK       MIDDLE       LOOP       STAGE       14       3       22         26       016F       D400       SIN/AC       NOP       32       *=%IM6       IM       5       0       32         27       0170       3876       COMP       =ALU       , #L1/O       13       0       30       0						· · · · · · · · · · · · · · · · · · ·									
18       0169       7860       #L1/0       =ALU       , NDP       30       3       0         19       *CHECK INNER LOOP STAGE						TRANG						8	20	-	
19       *CHECK INNER LOOP STAGE         20       016A 387B       COMP       =ALU       ,#L2/N1       14       3       27         21       016B 8549       JMP       =NDP       ,#L1LOO       IM       1       0       327         22       016C 23D4       ADD       #L1/0       #CNT       IM       8       30       20         23       016D A281       ADD       =#CNT       1       IM       8       20       3       3         24       016E 5063       #CNT       =ALU       , ALU       20       3       3         25       *CHECK MIDDLE LOOP STAGE       20       3       3       27       0170       3876       COMP       =ALU       , #T2       14       3       22         28       0171       C45C       JMP       =NOP       , #LML00       IM       1       0       316         29       0172       341E       TRANS       NDP       , ALU       30       0       3       32       0174       7803       #L1/0       NDP       , ALU       30       0       3       3       32       0175       3801       SUB       =ALU       , 1       IM </td <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>,</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>							,								
20016A387BCOMP=ALU,#L2/N11432721016B8549JMP=NDP,#L1L00IM1032722016C23D4ADD#L1/0#CNTB302023016DA2B1ADD=#CNT,1IMB20124016E5063#CNT=ALU,ALU203325*CHECKMIDDLELOOPSTAGEIM503226016FD400SIN/ACNOP32*=&IM6IM50322701703876COMP=ALU,#L214322280171C45CJMP=NDP,#LML00IM10316290172341ETRANS=NDP,#L/L013003300173AOA1ADD=TRANSiIM10313101747803#L1/0=NDP,#L/L1010313301763878COMP=ALU,#L/M14324340177C448JMP=NDP,#L0L00IM1027636* DDESSOFTWAREREVERSEBITREORDER36* DDESSOFTWAREREVERSEBITREORDER37* & SCALEDO						1 1 1 2011						00	3	0	
21       016B       8549       JMP       =NOP       ,#L1/0       IM       1       0       329         22       016C       2304       ADD       #L1/0       #CNT       B       30       20         23       016D       A281       ADD       =#CNT       ,1       IM       8       20       1         24       016E       5063       #CNT       =ALU       ,ALU       20       3       3         25       *CHECK       MIDDLE       LOOP       STAGE       20       3       3         26       016F       D400       SIN/AC       NOP       32       *=&IM6       IM       5       0       32         27       0170       3876       COMP       =ALU       ,#T2       14       3       22         28       0171       C455       JMP       =NOP       ,#LL00       IM       1       0       30		/			- OTHGE	141 17 / 14	11					10	-		
22016C2304ADD $\#L1/0$ $\#CNT$ B302023016DA281ADD $=\#CNT$ 1IM820124016E5063 $\#CNT$ $=ALU$ $ALU$ 203325 $\#CHECK$ MIDDLELOOPSTAGE203326016FD400SIN/ACNOP32 $*=\&IM6$ IM50322701703876COMP $=ALU$ $,#T2$ 14322280171C45CJMP $=NOP$ $,#LL00$ IM10316290172341ETRANS $=NOP$ $,#LL1/0$ 1303030303003300173A0A1ADD $=TRANS$ 1IM8511310303033320175A861SUB $=ALU$ ,1IM10313301432432333331313131303636363637143243233313131323637363746SCALEDOWP $,\#L0LOD$ IM1029293737 $,&&SCALEDOWNBYSQTNON-ONO7538,&THISISAPPROXFTFINISHEDDD203763737$											TM				1.1
23 016D A281 ADD $===0.17$ IMB20124 016E 5063 $\pm 0.01$ $==ALU$ $ALU$ 203325 $*CHECK$ MIDDLE LOOP STAGE203325 $*CHECK$ MIDDLE LOOP STAGE203326 016F D400 SIN/AC NOP32 $*=\$IM6$ IM5027 0170 3876 COMP $==ALU$ $\pm T2$ 1432228 0171 C45C JMP $==NOP$ $\pm LMLOO$ IM1029 0172 341E TRANS $==NOP$ $\pm L1/0$ 1303030 0173 AOA1 ADD $==TRANS$ 1IM85131 0174 7803 $\pm L1/0$ $=NOP$ $ALU$ 300332 0175 A861 SUB $==ALU$ $1$ IM103133 0176 3878 COMP $=ALU$ $\pm L/M$ 1432434 0177 C448 JMP $==NOP$ $\pm LOLOO$ IM1027636 * DOES SOFTWARE REVERSE BIT REORDER37*& SCALE DOWN BY SQRT NON-0 NO. PTS.38*38 * (THIS IS APPROX GROWTH RATE OF DATA)390178 9300 RSH $\pm L/M$ 0IM4240376											111				
24       016E       5063       #CNT       =ALU       , ALU       20       3       3         25       *CHECK       MIDDLE       LOOP       STAGE       IM       5       0       32         26       016F       D400       SIN/AC       NOP       32       *=&IM6       IM       5       0       32         27       0170       3876       COMP       =ALU       , #T2       14       3       22         28       0171       C45C       JMP       =NOP       , #LML00       IM       1       0       316         29       0172       341E       TRANS       =NOP       , #LML00       IM       1       0       316         30       0173       AOA1       ADD       =TRANS       1       IM       8       5       1         31       0174       7803       #L1/0       =NOP       , ALU       30       0       3       1         32       0175       A861       SUB       =ALU       , 1       IM       10       2       1         33       0176       3678       COMP       =ALU       , #L/M       14       3       24											T				
25       *CHECK MIDDLE LOOP STAGE         26       016F       D400       SIN/AC       NOP       32       *=&IM6       IM       5       0       32         27       0170       3876       COMP       =ALU       ,#T2       14       3       22         28       0171       C45C       JMP       =NOP       ,#LML00       IM       1       0       316         29       0172       341E       TRANS       =NOP       ,#L1/0       IM       3       0       30         30       0173       AOA1       ADD       =TRANS       1       IM       8       5       1         31       0174       7803       #L1/0       =NOP       ,ALU       30       0       3       1         32       0175       A861       SUB       =ALU       ,1       IM       10       3       1         33       0176       3678       COMP       =ALU       ,#L/M       14       3       24         34       0177       C448       JMP       =NOP       ,#L0000       IM       1       0       296         36       * DOES       SOFTWARE       REVERSE											IM				
26       016F       D400       SIN/AC       NOP       32       *=&IM6       IM       5       0       32         27       0170       3876       COMP       =ALU       ,#T2       14       3       22         28       0171       C45C       JMP       =NOP       ,#LMLOO       IM       1       0       316         29       0172       341E       TRANS       =NOP       ,#L1/0       13       0       30         30       0173       AOA1       ADD       =TRANS       ,1       IM       8       5       1         31       0174       7803       #L1/0       =NOP       ,ALU       30       0       3       3       12       30       0       3       13       0174       3878       COMP       =ALU       ,1       IM       10       3       1       33       0176       3878       COMP       =ALU       ,#L/M       14       3       24         34       0177       C448       JMP       =NOP       ,#L0LOO       IM       1       0       296         35       * NOW FFT FINISHED       DO       REORDERING					a comerciant	, ALU						20	3	3	
27       0170       3876       COMP       =ALU       , #T2       14       3       22         28       0171       C45C       JMP       =NOP       , #LMLOD       IM       1       0       316         29       0172       341E       TRANS       =NOP       , #L1/0       13       0       30         30       0173       AOA1       ADD       =TRANS       i       IM       8       5       1         31       0174       7803       #L1/0       =NOP       , ALU       30       0       3         32       0175       A861       SUB       =ALU       , #L/M       14       3       24         34       0177       C448       JMP       =ALU       , #L/M       14       3       24         35       * NOW FFT       FINISHED - DO REORDERING       IM       1       0       296         36       * DOES       SOFTWARE REVERSE BIT REORDER       IM       4       24       0         37       * & SCALE       DOWN BY SQRT NON-O NO. PTS.       38       11       17       3         38       * (THIS IS APPROX GROWTH RATE OF DATA)       39       31       4						485. 2015						-			
28       0171       C45C       JMP       =NDP       ,#LML00       IM       1       0       316         29       0172       341E       TRANS       =NDP       ,#L1/0       13       0       30         30       0173       AOA1       ADD       =TRANS       ,1       IM       8       5       1         31       0174       7803       #L1/0       =NDP       ,ALU       30       0       33         32       0175       A861       SUB       =ALU       ,1       IM       10       3       1         33       0176       3878       COMP       =ALU       ,#L/M       IM       10       3       1         33       0176       3878       COMP       =ALU       ,#L/M       IM       10       3       1         33       0176       3878       COMP       =ALU       ,#L/M       IM       1       0       296         35       * NOW FFT FINISHED - DO       DREORDERING       IM       1       0       296         36       * DOES       SOFTWARE       REVERSE       BIT       REORDER       IM       4       24       0							#=%1	M6			IM				
29       0172       341E       TRANS       =NDP       ,#L1/0       13       0       30         30       0173       AOA1       ADD       =TRANS       ,1       IM       8       5       11         31       0174       7803       #L1/0       =NDP       ,ALU       30       0       33         32       0175       A861       SUB       =ALU       ,1       IM       10       3       11         33       0176       3878       COMP       =ALU       ,1       IM       10       3       11         33       0176       3878       COMP       =ALU       ,4L/M       14       3       24         34       0177       C448       JMP       =NOP       ,#L0LOD       IM       1       0       276         36       * NOW FFT       FINISHED - DO REORDERING       . </td <td></td> <td>3</td> <td></td> <td></td>													3		
30       0173       AOA1       ADD       =TRANS       1       IM       8       5       1         31       0174       7803       #L1/0       =NOP       , ALU       30       0       3         32       0175       A861       SUB       =ALU       , 1       IM       10       3       1         33       0176       3878       COMP       =ALU       , #L/M       14       3       24         34       0177       C448       JMP       =NOP       , #LOLOO       IM       1       0       296         35       * NOW FFT FINISHED       DO REORDERING       IM       1       0       296         36       * DOES SOFTWARE REVERSE BIT REORDER       37       *       \$CALE DOWN BY SQRT NON-O NO. PTS.       38       *       (THIS IS APPROX GROWTH RATE OF DATA)         39       0178       9300       RSH       #L/M       0       IM       4       24       0         376											IM		0		
31       0174       7803       #L1/0       =NOP       , ALU       30       0       33         32       0175       A861       SUB       =ALU       , 1       IM       10       3       1         33       0176       3878       COMP       =ALU       , #L/M       14       3       24         34       0177       C448       JMP       =NOP       , #LOLOO       IM       1       0       296         35       * NOW FFT       FINISHED - DO REORDERING       IM       1       0       296         36       * DOES SOFTWARE REVERSE BIT REORDER       IM       4       24       0         37       * & SCALE DOWN BY SQRT NON-0 NO. PTS.       38       * (THIS IS APPROX GROWTH RATE OF DATA)       7         39       0178       9300       RSH       #L/M       0       IM       4       24       0         376							)							30	
32 0175 A861 SUB       =ALU ,1       IM 10 3 1         33 0176 3878 COMP       =ALU ,#L/M       14 3 24         34 0177 C448 JMP       =NOP ,#LOLOO       IM 1 0 296         35 * NOW FFT FINISHED - DO REORDERING       IM 1 0 296         36 * DOES SOFTWARE REVERSE BIT REORDER       IM 1 0 296         37 * & SCALE DOWN BY SQRT NON-0 NO. PTS.       IM 4 24 0         39 0178 9300 RSH       #L/M 0       IM 4 24 0         376       IM 4 24 0         40 0177 2197 ADD RSH #ZRO       8 12 23         41 017A 1BBD MADDR       #BASE       #BASE         42 017B 5863 #T2       ALU       ALU         43 017C 9000 MC       0       #RLOOP       IM 4 0 0         44 017D AOCO ADD       M1ADR       IM 8 6 0         45 017E 4463 #DP0       ALU       ALU       SAV NORM         46 017F B07D CALL       NOP       #REVBIT       IM 0 0 413         47 0180 D418       AC       56 >=16       IM 5 0 56											IM		5		
33       0176       3878       COMP       =ALU       , #L/M       14       3       24         34       0177       C448       JMP       =NOP       , #LOLOO       IM       1       0       296         35       * NOW FFT FINISHED - DO REORDERING       IM       1       0       296         36       * DOES SOFTWARE REVERSE BIT REORDER       37       * & SCALE DOWN BY SQRT NON-O NO. PTS.       38       * (THIS IS APPROX QROWTH RATE OF DATA)         39       0178       9300       RSH       #L/M       0       IM       4       24       0         376						ALU								З	
34       0177       C448       JMP       =NOP       , #LOLOO       IM       1       0       296         35       * NOW FFT FINISHED - DO REORDERING       36       * DOES SOFTWARE REVERSE BIT REORDER       37       * & SCALE DOWN BY SQRT NON-O NO. PTS.         36       * (THIS IS APPROX GROWTH RATE OF DATA)       39       0178       9300       RSH       #L/M       0       IM       4       24       0         376						, 1					IM				
35 * NOW FFT FINISHED - DO REORDERING         36 * DOES SOFTWARE REVERSE BIT REORDER         37 * & SCALE DOWN BY SQRT NON-O NO. PTS.         38 * (THIS IS APPROX GROWTH RATE OF DATA)         39 0178 9300 RSH #L/M 0       IM 4 24 0         376         40 0179 2197 ADD       RSH #ZR0       8 12 23         41 017A 1BBD MADDR #BASE #BASE       6 29 29         42 017B 5863 #T2       ALU       ALU         43 017C 9000 MC       0       #RLOOP       IM 4 0 0         44 017D AOCO ADD       M1ADR       0       IM 8 6       0         45 017E 4463 #DPO       ALU       ALU       SAV NORM       17 3 3       3         46 017F 807D CALL       NOP       #REVBIT       IM 0       0 413         47 0180 D418       AC       56 >=16       IM 5       0 56	33	0176	3878	COMP	=ALU	, 衿し/M						14	З	24	
36       * DDES SOFTWARE REVERSE BIT REORDER         37       * SCALE DOWN BY SQRT NON-O NO. PTS.         38       * (THIS IS APPROX GROWTH RATE OF DATA)         39       0178       9300       RSH       #L/M       0       IM       4       24       0         376	34	0177	C448	JMP	=NOP	, 种LOLO	00				IM	1	0	296	
37       * & SCALE DOWN BY SQRT NON-O NO. PTS.         38       * (THIS IS APPROX GROWTH RATE OF DATA)         39       0178       9300       RSH       #L/M       0       IM       4       24       0         376	35	* NC	W FFT	FINISH	ED - DO R	EORDER	RING								
38 * (THIS IS APPROX GROWTH RATE OF DATA)         39 0178 9300 RSH       #L/M       0       IM       4       24       0         376         40 0179 2197 ADD       RSH       #ZR0       8       12       23         41 017A 1BBD       MADDR       #BASE       #BASE       6       29       29         42 017B       5863       #T2       ALU       ALU       22       3       3         43 017C       9000       MC       0       #RLOOP       IM       4       0       0         44 017D       AOCO       ADD       M1ADR       0       IM       8       6       0         45 017E       4463       #DPO       ALU       ALU       SAV NORM       17       3       3         46 017F       B07D       CALL       NOP       #REVEIT       IM       0       0       413         47 0180       D418       AC       56       >=16       IM       5       0       56	36	* DC	ES SO	FTWARE P	REVERSE B	IT REC	RDER								
39 0178 9300       RSH       #L/M       0       IM       4       24       0         376       40 0179 2197       ADD       RSH       #ZR0       8       12       23         41 0174 1BBD       MADDR       #BASE       #BASE       6       29       29         42 017B       5863       #T2       ALU       ALU       22       3       3         43 017C       9000       MC       0       #RLOOP       IM       4       0       0         44 017D       AOCO       ADD       M1ADR       0       IM       8       6       0         45 017E       4463       #DPO       ALU       ALU       SAV NORM       17       3       3         46 017F       B07D       CALL       NOP       #REVBIT       IM       0       0       413         47 0180       D418       AC       56       >=16       IM       5       0       56	37	* &	SCALE	DOWN BY	SORT NO	N-O NO	). PTS								
376         40 0179 2197 ADD       RSH       #ZRO       8       12       23         41 017A 1BBD       MADDR       #BASE       #BASE       6       29       29         42 017B 5863       #T2       ALU       ALU       22       3       3         43 017C 9000       MC       0       #RLOOP       IM       4       0       0         44 017D AOCO       ADD       M1ADR       0       IM       8       6       0         45 017E       4463       #DPO       ALU       ALU       SAV NORM       17       3       3         46 017F       B07D       CALL       NOP       #REVBIT       IM       0       0       413         47 0180       D418       AC       56       >=16       IM       5       0       56	38	* (7	HIS IS	S APPRO	( GROWTH	RATE C	F DAT	A)							
40       0179       2197       ADD       RSH       #ZRO       8       12       23         41       017A       1BBD       MADDR       #BASE       #BASE       #BASE       6       29       29         42       017B       5863       #T2       ALU       ALU       22       3       3         43       017C       9000       MC       0       #RLOOP       IM       4       0       0         44       017D       AOCO       ADD       M1ADR       0       #RLOOP       IM       8       6       0         45       017E       4463       #DPO       ALU       ALU       SAV NORM       17       3       3         46       017F       B07D       CALL       NOP       #REVBIT       IM       0       0       413         47       0180       D418       AC       56       >=16       IM       5       0       56	39	0178	9300	RSH	<b>神し/M</b>	0					IM	4	24	0	SOL
41       017A       1BBD       MADDR       #BASE       #BASE       6       29       29         42       017B       5863       #T2       ALU       ALU       22       3       3         43       017C       9000       MC       0       #RL00P       IM       4       0       0         44       017D       A0C0       ADD       M1ADR       0       IM       8       6       0         45       017E       4463       #DPO       ALU       ALU       SAV NORM       17       3       3         46       017F       B07D       CALL       NOP       #REVBIT       IM       0       0       413         47       0180       D418       AC       56       >=16       IM       5       0       56	376	5													
41       017A       1BBD       MADDR       #BASE       #BASE       6       29       29         42       017B       5863       #T2       ALU       ALU       22       3       3         43       017C       9000       MC       0       #RLOOP       IM       4       0       0         44       017D       A0C0       ADD       M1ADR       0       IM       8       6       0         45       017E       4463       #DPO       ALU       ALU       SAV NORM       17       3       3         46       017F       B07D       CALL       NOP       #REVBIT       IM       0       0       413         47       0180       D418       AC       56       >=16       IM       5       0       56	40	0179	2197	ADD	RSH	#ZRO						8	12	23	
42 017B 5863 #T2       ALU       ALU       22       3       3         43 017C 9000 MC       0       #RLOOP       IM       4       0       0         44 017D A0C0 ADD       M1ADR       0       IM       8       6       0         45 017E 4463 #DP0       ALU       ALU       SAV NORM       17       3       3         46 017F 807D       CALL       NOP       #REVBIT       IM       0       0       413         47 0180       D418       AC       56       >=16       IM       5       0       56	41	017A	1BBD	MADDR								6	29		
43 017C 9000 MC       0       #RLDDP       IM       4       0       0         44 017D A0C0 ADD       M1ADR       0       IM       8       6       0         45 017E 4463 #DP0       ALU       ALU       SAV NORM       17       3       3         46 017F 807D       CALL       NDP       #REVEIT       IM       0       0       413         47 0180       D418       AC       56       >=16       IM       5       0       56												22			
44 017D AOCO ADD       M1ADR       0       IM       8       6       0         45 017E 4463 #DPO       ALU       ALU       SAV NORM       17       3       3         46 017F 807D       CALL       NOP       #REVBIT       IM       0       0       413         47 0180       D418       AC       56       >=16       IM       5       0       56							#尺	LOOP			IM			0	
45 017E         4463         #DP0         ALU         ALU         SAV NORM         17         3         3           46 017F         B07D         CALL         NOP         #REVBIT         IM         0         0         413           47 0180         D418         AC         56         >=I6         IM         5         0         56					MIADR	0							6	0	
46 017F B07D         CALL         NOP         #REVBIT         IM         0         0 413           47 0180         D418         AC         56         >=16         IM         5         0         56									SAV	NORM				3	
47 0180 D418 AC 56 >=16 IM 5 0 56						<b>#REVE</b>	IT				IM				
48 0181 3A71 COMP #TEMP #DPO N>R->SKIP 14 19 17				COMP								14	19		
49 0182 8475 JMP #SKIP IM 1 0 405					TT T bast 11			ar badth de l			TM				
50 * DO THE EXCH OF REV/NORM					REVINDEM		84.					-	U		
											TM	Λ	~~y	0	- 2 1
														0	
52 0184 8047 CALL #SCL2 IM 0 0 263									4		TH				
							SULD	NUKM	T					0	
54 0186 3407 TRANS MDAT 13 0 7	24	0190	3407	IRANS		MDAI						13	0	7	

		1.00		
-	X٦	٦	٦	-

				- x	iii -					
				ASSEMBLY		18				-
		3047			#SCL2		IM	0		263
	188		RSH	TRANS	NOP			4	5	0
	189 4		#DP1	NOP	ALU SCLE			18	0	3
	18A		MADDR	#TEMP	#TEMP SE	T REV		6	19	19
	)18B 8		CALL	A 4 99	#SCL2		IM	0		263
	)18C (		RSH	MDAT	0		IM	4	7	0
	18D		<b>#RTN1</b>	ALU		E SCLD REV 1		28	3	0
	)18E :		TRANS		MDAT			13	0	7
	)18F (		CALL		#SCL2		IM	0	0	263
	190		RSH	TRANS	NOP			4	5	0
	191		#RTN1	NOP		SCLD REV O		28	0	3
	192		MDAT	#DP1		NORMS AT REV		7	18	18
	193			<b>特DPO</b>		T NORM ADDR	Mar Dige Al	6	17	17
	)194		MDAT	#RTN1		VS TO NORMS		7	28	28
	)195 2		SUB	MIADR		#SKIP	~ ~ ~ ~	10	6	29
	196 /		ADD	ALU	1		IM	8	3	
	197		MC		8 POP	CMDO	IM	4	0	
	198		COMP	ALU	#L2/N1	ENDY	* 5.4	14		3 27
	)199 (		JMP	1473 A 72	#RLOOP		IM	1		380
	19A		AND	MDAT	MDAT			9	7	7
	)19B (		JMP		#MRET		IM	1	0	453
	190 9	780D	MADR		<b>#FFTRET</b>		IM	6	0	13
77					4300	NOCIUD Y T			-	
	)19D 3		MPY	#ZRO	#ZRO	#REVBIT		12	23	23
	19E 2		SUB	MIADR	#BASE			10	6	29
	)19F		<b>株TEMP</b>	MPY	NOP	TOATIO	* 14	19	4	0
	1A0 1		AC			TD AFLG	IM	5	0	34
	1A1		RSH	ALU	NOP			4	3	0
	)1A2 2		OR	AFLG		#SWLOP	7.54	11	1	4
	1A3 ]		MPY	ALU	2		IM	12	3	
	1A4		ADD	#TEMP	1		IM	8	19	
	)1A5		#TEMP	ALU	NOP			19 14	E E	0 24
	)1A6		COMP	ALU	*L/M		TM	-		
	)1A7 (		JMP	NOP	#SWLOP		IM	1	0	418
	1A8		RSH	RSH	NOP			4	12	0
	1A9		ADD	#ZRO	MPYL		The	84	23 3	4
	1AA		RSH	ALU	0		IM	8	12	0
	IAB		ADD	RSH	#BASE				0	29
	1AC		JMP	AL 11	RETURN			1 19	3	1 3
	)1AD		#TEMP	ALU		ERSED ADDR		17	3	3
	1AE		RSH/MC	&DP1 TO			IM	4	0	0
					0 HCONMOL	#DPADD	IM	15	0	50
	1AF		M1D/AD		#SGNMSK		714	9	7	17
	01B0				, #DPO		IM	5	ó	32
	)1B1		SIN/AC		, 32	ADDI OLODD	71.1	8	3	
	)1B2				, #DP 1 , ALU	ADDLO ORD CLEAR SIGN		8	3	18 3
	)1B3 1					LOSUM		17	ó	3
	)1B4				, ALU , NOP			13	17	0
	)1B5 ( )1B6 (				, TRANS	ADD CARRY		13	1	5
	)1B6		SIN/AC		, 1KANS , 32	LINE PLANE	IM	5	Ó	32
	)1B7				, ALU	HISUM	711	B	18	3
	)189				, RETURN	RESLT DPO		1	0	1
	0189 ·				, NOP	TYLE YEAR T APT W		17	3	Ō
10 (	TON .	1400	11 L/ - V		11001			* /	0	U

12 HARMONIAC ASSEMBLY OF : FFT1CL PAGE 2 \* 3 \* HI LEV SPECTRUM CALLERS 4 -24-5 01BB 980B =NOP , #PSPR #PSPECT MADDR IM 0 11 6 6 01BC 1CO1 MDAT =NOP , RETURN SAVERETURN 7 0 1 =NOP 7 01BD C106 CALL , #HANN IM 0 0 102 888 8 01BE 0000 NOP 0 0 0 , =NOP , #FFT 9 01BF CO43 0 291 CALL 0 TM 10 01C0 0000 NOP 1222 0 0 0 11 01C1 8031 CALL =NOP , #PWRLDG 0 0 145 IM 12 01C2 0000 NOP 0 0 0 CALL #SINSUM 13 01C3 816A IM 0 0 458 15 01C5 B401 TRANS NOP 1 16 01C4 BCAA TM 6 0 11 0 NMRET IM 13 1 M1D/AD 16 01C6 BCAA TRANS #RDYFL2 5 IM 15 10 17 0107 9400 NOP SIN 0 15 0 TM 0 18 01C8 0407 JMP NOP MDAT 1 0 7 NOP 19 01C9 D500 SIN 96 96 IM 5 0 \* = 20 \* SMOOTHED SPECT USED TO BE HERE 21 \* HAS BEEN MOD'D FOR RESYNTH 22 \* RUNNING SINUSOID SUMMATION SYNTHESIS 2 \* 3 -----\* USES DOUBLE PRECISION PHASE ADDITION 4 5 \* FOR HIGH ACCURACY PITCH CONTROL. \* AMPL SUMMATION IS S. PRECISION. 6 7 \* RUNS AS SUBROUTINE THAT CALCS NHOP \* PTS OF WAVEFORM ON EA. CALL(STACKED) 8 9 01CA 9008 MC 8 #SINSUM ENTRY IM 4 0 8 O IM7 SET 10 01CB 9400 AC 5 IM Ō O \* POP THE CNT/ADDR PARAMETERS 11 \*\*SET UP TO DO "NHOP" SAMPLES 12 13 O1CC BC15 M1D/AD NOP #ENDRES IM 15 0 21 #T1 MDAT NOP PTS TO END 14 01CD 54E0 21 7 0 15 \* SET UP PTR TO RESULTS STACK IN M1 #T2 MDAT 16 01CE 58E0 22 7 0 NOP 17 01CF FC1C M1D/AD #NSINES #SAMLOP IM 15 0 60 ADD MDAT #CNT ALU 18 01D0 E1F7 **#PHASES** IM 8 7 119 19 01D1 5063 #CNT 20 ALU 3 З 20 01D2 B4E1 TRANS 1 IS OVERALL AMP 13 MDAT IM 7 1 21 01D3 A460 AND ALU 9 IM 3 0 0 22 01D4 4063 #ALUS ALU 23 01D5 D917 MADDR 24 01D6 9009 MC ALU USED FOR SAMPLE 16 3 3 **#PHASES** 6 IM 0 119 9 POP M1, PUSH 0 IM 4 9 0 MDAT NOP 25 01D7 20E7 ADD MDAT ADD LSPS 7 7 8 NOP 26 01D8 1003 MDAT ALU #SINLOP \* 7 0 З 27 01D9 0000 NOP WAIT ON MO PU 0 0 0 AFLG MDAT 28 01DA 2027 ADD \* 8 1 7 ALU ADD MSPS \* 29 01DB 20E3 ADD MDAT 8 7 3 MDAT 30 01DC 1CO3 ALU PUSH MSP 7 0 3 31 01DD A068 ADD ALU 8 ROUND FOR SINE 8 3 8 IM

32 \* 33 \* NOTE 65DB S/N POSS W 11B\*1024 SINE

34 01DE 9478 SIN/AC ALU 24 ROV&SEE DV & >= IM 5 3 24

- xiv -

- 160 Nike - 1	xv -				
PAGE 13 HARMONIAC ASSEMBLY	OF : FFT1DS				No Service - 11 and 14 (p)
35 * MPY BY AMPL OF THIS COM	PONENT				
36 OIDF 30ED MPY MDAT	SIN		12	7	13
37 01E0 2090 ADD MPYH	#ALUS UPDATE SAMPLE		8	4	16
38 01E1 4063 #ALUS ALU	ALU		16	3	З
39 01E2 3854 COMP MOADDR			14	2	20
40 01E3 8578 JMP	#SINLOP	IM	1		472
	MDAT NEXT LSP ADD	***	8	7	7
42 * 12 INSTRUCTION INNER LO			<b></b>		
43 * NOW CHECK IF ZERO CROSS					
44 * CHANGE PARAMETERS WITHO					
45 01E5 BA21 COMP #DP0	1 EQUIV TO >0	IM	14	17	1
46 01E6 C56A JMP	#NEG EXEC IF <= O NOW	IM	1		490
47 01E7 0000 NDP	111 5 them for the fitter for the 1 the 5 m for the 5	2.11	ô	õ	0
48 01E8 C574 JMP	#CONTIN EXCE IF IS >0	IM	1	ō	500
49 01E9 0000 NOP			Ô	õ	0
	0 #NEG >=TEST	IM	14	16	ŏ
51 01EB C574 JMP	#CONTIN #CONTI IF <o la<="" td=""><td></td><td>1</td><td></td><td>500</td></o>		1		500
52 * BLOCK MOVE OF CONTROL P		T 1.1	1	0	500
53 OIEC FCIC MID/AD	#NSINES	TM	4.02	~	10
		IM	15	0	60
	#PARIN (HOST INPUT)	IM	6	0	25
55 01EE 9018 MC	24 PUSH1, POPO	IM	4	0	24
56 01EF 22E7 ADD #ZRO	MDAT		8	23	7
57 01F0 1C60 MDAT ALU	NOP #MOVP		7	3	* O
58 01F1 F956 COMP MOADR	#ENDPIN	IM	14	5	118
59 01F2 C570 JMP	#MOVP -	IM	1	0	496
60 01F3 22E7 ADD #ZRO	MDAT		8	23	7
61 * (20 PARAM SETS ALLOWED)					
62 * MPY BY OVERALL AMPL					
63 01F4 3205 MPY #ALUS	TRANS #CONTIN AMPL		12	16	5
64 01F5 A2C1 ADD #T2	1	IM	8	55	1
65 01F6 3C83 M1D/AD MPYH	ALU		15	4	З
66 01F7 4480 #DP0 MPYH	NOP		17	4	0
67 01F8 5863 #T2 ALU	ALU		22	З	З
68 01F9 36A3 TRANS #T1	ALU		13	21	
69 01FA 38A5 COMP TRANS	TRANS REACHED END ?		14		5
70 01FB 856F JMP	#SAMLOP	IM	1	0	463
71 01FC 9009 MC	9 RESTORE MEM STATUS	IM	4	0	9
72 01FD 0401 JMP	RETURN		1	0	1
73 01FE 0000 NDP			0	0	0
74 DATA FILE FOR MAIN MEM BE	GINS @M1,20				
75 0014 0100 256 #NHOP					
76 0015 0900 2304 #ENDRES					
77 0016 0800 2048 #RPTR					
78 * END RESULTS AREA OF M1					
79 0017 0014 20 #LITTLE					
80 DATA FILE FOR MAIN MEM BE	GINS @MO, 25 PARAMETERS	INP	UT F	ILE	
81 0019 0002 2 #PARIN					
82 001A 07D0 2000				and the second	
83 001B 0000 0					
84 0010 0008 200					
85 001D 01F4 500					
86 *ENDS AT 118					
87 DATA FILE FOR MAIN MEM BE	GINS @MO, 118 RUNNING F	HASI	E TA	BLE	
88 0076 0000 0 #ENDPIN					

PAGE 14 HARMONIAC ASSEMBLY OF : FFT1DS
89 0077 0000 0 #PHASES
90 0078 0000 0 MSP
91 DATA FILE FOR MAIN MEM BEGINS @M1,60 ** PARAMETERS WORKING FILE
92 003C 0002 2 #NSINES TWICE ND. OF SINES REQ
93 003D 03EB 1000 #AMPLA OVERALL AMPL
94 003E 0000 0 #PHIAMP PHASE INC LSP
95 003F 07D0 2000 PHASE INC MSP
96 0040 1388 5000 AMPL OF THIS COMPONENT
97 * THREE WORDS DESCRIBE EA COMPONENT
5 WARNINGS TOTAL
O ERRORS TOTAL

APPENDIX II

	ONIAC ASSEMBLY OF SOURCE CODE					
4 * -NOT AS F 5 * LOG/LIN P 6 * & SMOOTHE 7 * SET UP FO	N" (SOFT BIT REVER AST AS HARD BIT RE WR SPECTRUM D PWR SPECT & PITC R 12BIT INPUT, 10 E 1979 SOFTWARE XFOR	EVERSE CH AVAIL. DIT DISPLAY				
10 *	UR					
	PROTECT" PROQ TO C	PEPATE				
	LL UP OF HARM'S ME					
	SEGMENT BEGINS					
		RE #HERE	IM	1	0	510
15 01FF 0000 N		od Lines VIV Privet & Day		ô		0
	SEGMENT BEGINS	PM. O		•	•	~
17 0000 C57E J			IM	1	0	510
18 0001 0000 N		a 8 % Stane	411	ô	õ	0
19 *				C,	-	~
The second s	#DP1 #TEMP #CNT					
21 \$ \$T1 \$T2 \$					t	1
	OR MAIN MEM BEGINE	BM1.0				100
23 0000 0200 51						a pas and
24 0001 0200 51						
25 0002 000A 10	*					
26 0003 000A 10						Sale and
27 0004 0000 0		ITCH PERIOD RESU	ит			WE PLAN
28 0005 0000 0						1011
29 0006 0005 5	#SMOOTH					and Asia
30 0007 0200 51		A 7 BIT DISPLAY	,			1.000
31 0008 000F 15	#VTHRSH					
32 0009 FFFE -2						
33 000A 0000 0	#RDYFL2					
34 000B 3FFF 16						
	OR MAIN MEM BEGINE	@M1, 50				
	767 #SONMSK THE	SE 2 RESTORED				1.1
37 0033 0000 0	#RDYFLG BY	FFTHD (CALLER)				
38 0034 8000 -3	2768 \$8000					
39 * BEWARE , B						
	OR MAIN MEM BEGINE	@M1, 54				1.10-
41 0036 3796 14	230 #PL091E					1
42 0037 4000 16	384 #H4000					1.1.1
43 DATA FILE F	OR MAIN MEM BEGINS	@MO, 0				a series and
44 0000 2710 10	000 #SAMRAT					
45 0001 FFFE -2	<b>#FFFE</b>					1.22
46 0002 588Å 22	714 #PLOGE2					
47 0003 4000 16						12-12-118
48 0004 0E39 36	41 #C4					
49 0005 1249 46						
50 0006 1999 65	53 <b>#</b> C6					1
51 0007 2AAA 10						10-1
52 0008 0400 10	24 #P1024					
53 0009 0000 0	<b>#PWRRET</b>					
54 000A 0000 0	<b>#PSPR</b>					
55 0008 0000 0	#PSSPR					
56 NEW PROGRAM	SEGMENT BEGINS	IPM, O				

Barrowski ostor	AND THE REAL PROPERTY OF THE R									
PAG	E 2 HAI	RMONIAC	ASSEMBLY	OF : FF	T1MN					
57	* MOST OF	PROGRAM	USES IN	6 MODE TO	0					
	* GIVE ACC									
	0000 9000				#START		TM	4	0	0
	0001 9400								õ	õ
	0002 0500									
	0002 0300	BINIAG	NUP	YO DEIR	S NUT EQUIT		117	0	0	
					RATE A ZERO				З	0
	0004 5663							23		З
64	0005 FC13	M1D/AD	=NOP	, #RDYFLG	#WAIT		IM	15	0	51
65	0006 BBE1	COMP	=MDAT	, 1			IM	14	7	1
66	0007 0053	CALL	NOP	ØFFT			IM	0	0	307
					FOR NEXT	IN T				51
			MDAT				IM	14		5
					DOES SPEC	TDI IN				465
	0008 FC13	MID/AD		MONUCIA	Marg of tow	inon				51
				ANDIFLG			IM	15		
	0000 8886			8			IM			6
	000D 817B				SMOOTHED					475
			NOP				IM	15	0	51
74	000F 9000	RSH/MC	NOP	0	MEM NORM		IM	4	0	0
75	OO10 BCOA	M1D/AD	NOP	<b>WRDYFL2</b>			IM	15	0	10
76	0011 B8E1	COMP	MDAT	1			IM	14	7	1 -
77	0012 FEF3	MID/AD	=#780	BRDYFL G			IM	15	23	51
	0013 8400		=NOP				IM	1		Õ
	0014 BEEA						That	15	23	
		PILW/ PIL	WZRU	WILL IF LE			¥ 4.4	10	23	10
80										
	* 20 JULY									
	0015 6001		=NOP		#ILDG10			24	0	1
	* INPUT IN									
5	0016 801B	CALL	=NOP	, #ILOGE			IM	0	0	27
6	0017 FC16	M1D/AD	NOP	<b>WPLOG1E</b>			IM	15	0	54
	0018 30E3			ALU				12	7	3
	0019 0418			WLI/MX				1	ò	24
	001A A080		MPYH	0			IM	8	4	0
10	*	~~ <i>~</i>	rir m	~			ATT	0		V
		100 040								
11	* INTEGER				15 59 4 - ED - 20 1940			-		
	0018 6401			RETURN	#ILDGE			25	0	1
	*IN ALU, ON									
14										
15	001C 4063	#ALUS	ALU	ALU				16	З	З
16	001D D408	AC		40 >, 18	5		IM	5	0	40
17	001E B860	COMP	ALU	0 >0?			IM	14	3	0
		JMP			IP THRU IF	TRUE		1	0	25
	0020 A2E0		#ZRO	0		F F Y Gof team	IM	8	23	0
		CALL	NOP	WNORM			IM	õ	0	70
					105 AL 11					
	0022 A200		#ALUS	O RESTO			IM	8	16	0
	+GIVES EXP									
53	0023 8114		NOP		FRACTIONAL	LOG	IM	0	0	84
24	*RESULT AL				RACTIO					
			A. 2.000 400	32			IM	5	0	32
23	0024 D400	SIN/AC	NOP	~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~			411	~	~	
25				I.				5	v	
26	*ARITH R. S	B. OF FR					***	13		
26 27	*ARITH R. 8 0025 3412	3. OF FR TRANS	NOP	#DP1					0	18
26 27 28	*ARITH R. 8 0025 3412 0026 10A0	3. OF FR TRANS RSH	ACT #4 NOP TRANS	NOP 1				13	0 5	18 0
26 27 28 29	*ARITH R. 5 0025 3412 0026 10A0 0027 1180	3. OF FR TRANS RSH RSH	ACT #4 NOP TRANS RSH	#DP1 NOP NOP				13 4 4	0 5 12	18 0 0
26 27 28 29	*ARITH R. 8 0025 3412 0026 10A0 0027 1180 0028 1180	3. OF FR TRANS RSH	ACT #4 NOP TRANS	NOP 1				13	0 5	18 0

33 34 35 36 37 38 39 40 41	002A 3 002B 4 002C 9 002D 3 002E 4 002F 3 0030 4 0031 A 0032 5 * LIN	580 802 247 484 231 408 220 460 EUP	TRANS #DP1 MADDR MPY #DP0 MPY #DP0 ADD #T1 BIN PT 1	RSH NOP #DP1 #DP1 #DP0 NOP #ZR0 ALU JITH EXP(	MDAT GET EXP BASE E MPYL #DPO #LLEFT LSP Z1 O NDP DNENT	IM	13 18 6 12 17 12 17 8 21	12 0 18 4 17 23 3	0 5 2 7 4 17 8 0 0
	0033 C		CALL	NOP	#DPRT1 #LINRT	IM	0	0	59
	0034 A	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	ADD	₩T1	1	IM	8	21	1
	0035 5		ØT1	ALU	NOP	Y hd	21	3	0
	0036 B		COMP	#T1	5	IM	14	21	5
	0037 C		JMP	NOP	#LINRT	IM	1	0	51
	0038 3		TRANS	#DPO	#DPO		13	17	17
	0039 0		JMP	NOP	*L/M		1	0	25
49		082	ADD	TRANS	#DP1		8	5	18
50	49		10.00						
51					T OF #DPO				-
	003B D		SIN/AC	NOP	33 #DPRT1	IM	5	0	33
53		Contraction of the local sectors of the local secto	RSH	<b>特DPO</b>	NOP		4	17	0
54			IN AFLG						
	003D D		SIN		34 SEE LRSB&ROTATE	IM	5	0	34
	003E 4			RSH	NOP		17	12	0
	003F B		M1D/AD	NOP	ØFFFEM1	IM	15	0	9
58	0040 2	4F1	AND	MDAT	#DPO		9	7	17
59	0041 2	C23	OR	AFLG	ALU PUT IN CARRY BIT		11	1	3
60	0042 1	060	RSH	ALU	NOP ROTATE RT		4	Э	0
61	0043 A	180	ADD	RSH	0	IM	8	12	0 501
6									
	0044 0			NOP	RETURN		1	0	1
63		403	#DPO	NOP	ALU		17	0	3
64									
65				EGER EXP					
66					FRAC LSP				
	0046 D		SIN	NOP	32 #NORM	IM	5	0	32
68	0047 9		RSH/MC	NOP	0	IM	4	0	0
69			MPV	ALU	2	IM	12	3	1
70	0049 B	402	TRANS	NOP	2	IM	13	0	2
71			\$T2	TRANS	NOP		22	5	0
72	0048 F	C17	M1D/AD	NOP	#H4000	IM	15	0	55
73	004C A	2EF	ADD	<b>#ZRO</b>	15 EXP CNT	IM	8	23	15
74	0040 4	864	WDP1	ALU	MPY #NLOOP		18	З	4
75	004E 2	AEA	AND	MDAT	MPY		9	7	4
76	004F 3	204	MPY	#T2	MPY		12	22	4
77	0050 3	BE3	COMP	MDAT	ALU		14	7	3
	0051 8		JMP	NOP	WNLOOP UNTIL BIT 14 SET	IM	1	0	77
79			SUB	#DP1	1	IM	10	18	1
80			JMP	NOP	RETURN		1	0	1
81	*				a como de contra tentes.			-18	
82									
83		F 18	FRACTIO	VAL LOG I	RASE F				
	0054 D		AC	NOP	32 #LOGF	IM	5	0	32
	0053 6		#RTN3	NOP	RETURN	an di F	26	ŏ	1
00	4444 Q	the bot has	6.19 1 1 P 6.09	6 - 5 mil 1	1 1 Done 3 1 1/3 1 1 1		the bol	<b>S</b>	6.

					Bear Base Base Base Base Base Base Base Base				
PAG	Cons.		MADDR	NOP	OF : FFT1LG	IM	6	0	3
	0056			#ZRO	#DP1	111	13	23	18
	0057		TRANS			TM	4		
88		90A0	RSH	TRANS	O NOAT HOUALLY NEO DECLI	IM		5	0
89		ATTAL SACENCE	SUB	RSH	MDAT USUALLY NEG RESUL		10	12	7
90			#DPO	ALU	TRANS		17	3	5
91		8126	CALL	NOP		IM	0	0	198
92		2187	ADD	RSH	MDAT		8	12	7
93		3411	TRANS	NOP	#DPO RESULT DPO LSP		13	0	17
94		3081	MPY	TRANS	OPO SQUARE IT		12	5	17
95	005F	9008	RSH/MC	NOP	8 POP MO	IM	4	0	8
96	0060	4484	#DPO	MPYH	MPYL BAVE SQ		17	4	4
2	0061	9804	MADDR	=NOP	, #C4	IM	6	0	4
з	0062	3227	MPY	<b>#DPO</b>	MDAT (C4)		12	17	7
4	0063	2087	ADD	MPYH	MDAT (C5)		8	4	7
63		3223	MPY	#DPO	ALU		12	17	З
6			ADD	MPYH	MDAT (C6)		8	4	7
7			MPY	#DPO	ALU		12	17	3
8			ADD	MPYH	MDAT (C7)		8	4	7
9		3223	MPY	#DPO	ALU		12	17	3
	0069		TRANS	TRANS	NOP RESULT OF DIV		13	5	õ
11		3085	MPY	MPYH	TRANS		12	4	5
			ADD	MPYH	TRANS		8	4	5
12					2	IM	12	3	2
		B062	MPY	ALU		714			
14			HDP1	NOP	MPYL		18	0	4
15			JMP	NOP	#RTN3	-	1	0	26
16		9000	RSH/MC	NOP	0	IM	4	0	0
17		T 000			ONAL				
Y 2.0									
18				OW ON SI					
19	* HA	NNS M	EM1 BUFF	ER, ZEROE	S MEMO				
19 20	* HA * SI	NNS ME	EM1 BUFF	MEMO AF					
19 20 21	* HA * SI * CH	NNS MI	EM1 BUFF INPUT IN OK 31 A	ER, ZERDEI MEMO AF UG 1979	B MEMO TER 12SEPT				
19 20 21 22	* HA * SI * CH 0070	NNS ME GNAL ECKED 6001	EM1 BUFF INPUT IN OK 31 A #LI/MX	ER, ZERDE MEMO AF UQ 1979 NOP	S MEMO		24	0	1
19 20 21 22 23	* HA * SI * CH 0070 *GET	NNS MI GNAL IECKED 6001 PARAI	EM1 BUFF INPUT IN OX 31 A #LI/MX METERS F	ER, ZERDE MEMO AF UQ 1979 NOP ROM MEM1	B MEMO TER 12SEPT RETURN #HANN			0	
19 20 21 22 23 24	* HA * SI * CH 0070 *GET 0071	NNS MI GNAL ECKED 6001 PARAI C040	EM1 BUFF INPUT IN DK 31 A #LI/MX METERS F CALL	ER, ZERDES MEMO AF UQ 1979 NOP ROM MEM1 NOP	B MEMO TER 12SEPT RETURN #HANN #PARAB	IM	0	0	1 288
19 20 21 22 23 24 25	* HA * SI * CH 0070 *CET 0071 0072	NNS MI GNAL IECKED 6001 PARAI C040 5804	EM1 BUFF INPUT IN OK 31 A #LI/MX METERS F CALL #T2	ER, ZERDE MEMO AF UQ 1979 NOP ROM MEM1 NOP NOP	B MEMO TER 12SEPT RETURN #HANN #PARAS MPYL		0	0	288 4
19 20 21 22 23 24 25	* HA * SI * CH 0070 *CET 0071 0072 0073	NNS MI GNAL IECKED 6001 PARAI C040 5804 FC12	EM1 BUFF INPUT IN OK 31 A #LI/MX METERS F CALL #T2 M1D/AD	ER, ZERDE MEMO AF UG 1979 NOP ROM MEM1 NOP NOP NOP	B MEMO TER 12SEPT RETURN #HANN #PARAB	IM	0	0	288 4
19 20 21 22 23 24 25	* HA * SI * CH 0070 *CET 0071 0072 0073	NNS MI GNAL IECKED 6001 PARAI C040 5804 FC12	EM1 BUFF INPUT IN OK 31 A #LI/MX METERS F CALL #T2	ER, ZERDE MEMO AF UG 1979 NOP ROM MEM1 NOP NOP NOP	B MEMO TER 12SEPT RETURN #HANN #PARAS MPYL		0 22 15	0	288 4
19 20 21 22 23 24 25 26 27	* HA * SI * CH 0070 *CET 0071 0072 0073	NNS MI GNAL ECKED 6001 PARAI C040 5804 FC12 C PHAS	EM1 BUFF INPUT IN OK 31 A #LI/MX METERS F CALL #T2 M1D/AD	ER, ZERDE MEMO AF UG 1979 NOP ROM MEM1 NOP NOP NOP	B MEMO TER 12SEPT RETURN #HANN #PARAS MPYL		0	0	288 4
19 20 21 22 23 24 25 26 27 28	* HA * SI * CH 0070 *GET 0071 0072 0073 *CAL 0074	NNS ME GNAL ECKED 6001 PARAI C040 5804 FC12 C PHAS B4E1	EM1 BUFF INPUT IN DX 31 A #LI/MX METERS F CALL #T2 M1D/AD SE INCR	ER, ZERDE MEMO AF UG 1979 NOP ROM MEM1 NOP NOP NOP 2PI/N	B MEMO TER 12SEPT RETURN #HANN #PARAS MPYL #SQNMSK QET : 7FFF	IM	0 22 15	0000	288 4 50
19 20 21 22 23 24 25 26 27 28 29	* HA * SI * CH 0070 *GET 0071 0072 0073 *CAL 0074 0075	NNS ME GNAL ECKED 6001 PARAI C040 5804 FC12 C PHAS B4E1 44A5	EM1 BUFF INPUT IN DK 31 A #LI/MX METERS F CALL #T2 M1D/AD SE INCR TRANS	ER, ZEROES MEMO AF UQ 1979 NOP ROM MEM1 NOP NOP NOP 2PI/N MDAT	B MEMO TER 12SEPT RETURN #HANN #PARAS MPYL #SGNMSK GET : 7FFF 1	IM	0 22 15 13	0 0 0 7 5	288 4 50 1
19 20 21 22 23 24 25 26 27 28 29 30	* HA * SI * CH 0070 *GET 0071 0072 0073 *CAL 0074 0075 0076	NNS ME GNAL ECKED 6001 PARAI C040 5804 FC12 C PHAS B4E1 44A5 8126	EM1 BUFF INPUT IN DX 31 A #LI/MX METERS F CALL #T2 M1D/AD SE INCR TRANS #DPO CALL	ER, ZEROE MEMO AF UQ 1979 NOP ROM MEM1 NOP NOP 2PI/N MDAT TRANS NOP	B MEMO TER 12SEPT RETURN #HANN #PARAS MPYL #SGNMSK GET : 7FFF 1 TRANS #DIV	IM IM	0 22 15 13 17	0 0 0 7 5	288 4 50 1 5
19 20 21 22 23 24 25 26 27 28 27 28 29 30 31	* HA * SI * CH 0070 *CET 0071 0072 0073 *CAL 0074 0075 0076 0077	NNS ME GNAL ECKED 6001 PARAI C040 5804 FC12 C PHAS 84E1 44A5 8126 22F6	EM1 BUFF INPUT IN DX 31 A #LI/MX METERS F CALL #T2 M1D/AD SE INCR TRANS #DPO CALL ADD	ER, ZEROES MEMO AF UQ 1979 NOP ROM MEM1 NOP NOP 2PI/N MDAT TRANS NOP #ZRO	B MEMO TER 12SEPT RETURN #HANN #PARAS MPYL #SONMSK GET : 7FFF 1 TRANS	IM IM	0 22 15 13 17 0	0 0 0 7 5 0	288 4 50 1 5 198
19 20 21 22 23 24 25 26 27 28 27 28 29 30 31 32	* HA * SI * CH 0070 *GET 0071 0072 0073 *CAL 0074 0075 0076 0077 *RES	NNS ME GNAL ECKED 6001 PARAI C040 5804 FC12 C PHAS 84E1 44A5 8126 22F6 ULT II	EM1 BUFF INPUT IN DX 31 A #LI/MX METERS F CALL #T2 M1D/AD SE INCR TRANS #DPO CALL ADD N #DPO L	ER, ZEROES MEMO AF UQ 1979 NOP ROM MEM1 NOP NOP 2PI/N MDAT TRANS NOP #ZRO SP	B MEMO TER 12SEPT RETURN #HANN #PARAS MPYL #SQNMSK QET : 7FFF 1 TRANS #DIV #T2	IM IM	0 22 15 13 17 0	0 0 0 7 5 0	288 4 50 1 5 198
19 20 21 22 23 24 25 26 27 28 27 28 29 30 31 32 33	* HA * SI * CH 0070 *GET 0071 0072 0073 *CAL 0074 0075 0076 0077 *RES *STA	NNS ME GNAL ECKED 6001 PARAI C040 5804 FC12 C PHAS 84E1 44A5 8126 22F6 SULT II RT RE	EM1 BUFF INPUT IN DK 31 A #LI/MX METERS F CALL #T2 M1D/AD SE INCR TRANS #DPO CALL ADD N @DPO L ADING SI	ER, ZEROES MEMO AF UG 1979 NOP ROM MEM1 NOP NOP 2PI/N MDAT TRANS NOP #ZRO SP NE FROM	B MEMO TER 12SEPT RETURN #HANN #PARAS MPYL #SQNMSK QET : 7FFF 1 TRANS #DIV #T2 -PI/2	IM IM IM	0 22 15 13 17 0 8	0 0 0 7 5 0 23	288 4 50 1 5 198 22
19 20 21 22 23 24 25 26 27 28 27 28 29 30 31 32 33 34	* HA * SI * CH 0070 *GET 0071 0072 0073 *CAL 0074 0075 0076 0077 *RES *STA	NNS ME GNAL ECKED 6001 PARAI C040 5804 FC12 C PHAS B4E1 44A5 8126 22F6 SULT II RT RE 90F9	EM1 BUFF INPUT IN DX 31 A #LI/MX METERS F CALL #T2 M1D/AD SE INCR TRANS #DPO CALL ADD N #DPO L ADING SI RSH	ER, ZEROES MEMO AF UQ 1979 NOP ROM MEM1 NOP NOP 2PI/N MDAT TRANS NOP #ZRO SP NE FROM MDAT	B MEMO TER 12SEPT RETURN #HANN #PARAS MPYL #SGNMSK GET : 7FFF 1 TRANS #DIV #T2 -PI/2 25 PUSH MEMS	IM IM IM	0 22 15 13 17 0 8	0 0 0 7 5 0 23 7	288 4 50 1 5 198 22 25
19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35	* HA * SI * CH 0070 *GET 0071 0072 0073 *CAL 0074 0075 0076 0077 *RES *STA 0078 0079	NNS ME GNAL ECKED 6001 PARAI C040 5804 FC12 C PHAS B4E1 44A5 8126 22F6 SULT II RT RE 90F9	EM1 BUFF INPUT IN DX 31 A #LI/MX METERS F CALL #T2 M1D/AD SE INCR TRANS #DPO CALL ADD N #DPO L ADING SI RSH	ER, ZEROES MEMO AF UG 1979 NOP ROM MEM1 NOP NOP 2PI/N MDAT TRANS NOP #ZRO SP NE FROM	B MEMO TER 12SEPT RETURN #HANN #PARAS MPYL #SQNMSK QET : 7FFF 1 TRANS #DIV #T2 -PI/2	IM IM IM	0 22 15 13 17 0 8	0 0 0 7 5 0 23	288 4 50 1 5 198 22 25
19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 12	* HA * SI * CH 0070 *GET 0071 0072 0073 *CAL 0074 0075 0076 0077 *REE *STA 0078 0079	NNS ME GNAL GNAL ECKED 6001 PARAI C040 5804 FC12 C PHAS 84E1 44A5 8126 22F6 SULT II NRT RE 90F9 8580	EM1 BUFF INPUT IN DX 31 A #LI/MX METERS F CALL #T2 M1D/AD SE INCR TRANS #DPO CALL ADD N #DPO L ADING SI RSH TRANS	ER, ZEROES MEMO AF UQ 1979 NOP ROM MEM1 NOP NOP 2PI/N MDAT TRANS NOP #ZRO SP NE FROM MDAT RSH	B MEMO TER 12SEPT RETURN #HANN #PARAS MPYL #SGNMSK GET : 7FFF 1 TRANS #DIV #T2 -PI/2 25 PUSH MEMS 0	IM IM IM	0 22 15 13 17 0 8 4	0 0 0 7 5 0 23 7 12	288 4 50 1 5 198 22 25 25 0 50
19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 12 36	* HA * SI * CH 0070 *GET 0071 0072 0073 *CAL 0074 0075 0076 0077 *RE5 *STA 0078 0078	NNS ME GNAL ECKED 6001 PARAI C040 5804 FC12 C PHAS 84E1 44A5 8126 22F6 SULT II RT RE 90F9 8580 28A5	EM1 BUFF INPUT IN DK 31 A #LI/MX METERS F CALL #T2 M1D/AD SE INCR TRANS #DPO CALL ADD N #DPO L ADING SI RSH TRANS SUB	ER, ZEROES MEMO AF UQ 1979 NOP ROM MEM1 NOP NOP 2PI/N MDAT TRANS NOP #ZRO SP NE FROM MDAT RSH TRANS	B MEMO TER 12SEPT RETURN #HANN #PARAS MPYL #SQNMSK QET : 7FFF 1 TRANS #DIV #T2 -PI/2 25 PUSH MEMS 0 TRANS TO-: 3FFF(-PI/2)	IM IM IM	0 22 15 13 17 0 8 4 13	0 0 0 7 5 0 23 7 12 5	288 4 50 1 5 198 22 25 25 0 SD 5
19 20 21 22 23 24 25 26 27 28 29 30 31 32 30 31 32 33 34 35 12 36 37	* HA * SI * CH 0070 *GET 0071 0072 0073 *CAL 0074 0075 0076 0077 *RES *STA 0078 0079 1 007A 007B	NNS ME GNAL ECKED 6001 PARAI C040 5804 FC12 C PHAS 84E1 44A5 8126 22F6 SULT II RT RE 90F9 8580 28A5 4C03	EM1 BUFF INPUT IN DK 31 A #LI/MX METERS F CALL #T2 M1D/AD SE INCR TRANS #DPO CALL ADD N #DPO L ADD N #DPO L ADDNG SI RSH TRANS SUB #TEMP	ER, ZEROES MEMO AF UQ 1979 NOP ROM MEM1 NOP NOP 2PI/N MDAT TRANS NOP #ZRO SP NE FROM MDAT RSH TRANS NOP	B MEMO TER 12SEPT RETURN #HANN #PARAS MPYL #SQNMSK QET : 7FFF 1 TRANS #DIV #T2 -PI/2 25 PUSH MEMS 0 TRANS TO-: 3FFF(-PI/2) ALU	IM IM IM	0 22 15 13 17 0 8 4 13 10 19	000 750 23 712 50	288 4 50 1 5 198 22 25 0 50 5 3
19 20 21 22 23 24 25 26 27 28 27 28 29 30 31 32 33 34 35 12 36 37 38	* HA * SI * CH 0070 *GET 0072 0072 0073 *CAL 0074 0075 0076 0077 *RES *STA 0078 0079 1 007A 007B 007C	NNS ME GNAL ECKED 6001 PARAI C040 5804 FC12 C PHAS 84E1 44A5 8126 22F6 SULT II RT RE 90F9 8580 28A5 4C03 5460	EM1 BUFF INPUT IN DK 31 A #LI/MX METERS F CALL #T2 M1D/AD SE INCR TRANS #DPO CALL ADD N #DPO L ADD N #DPO L ADDNG SI RSH TRANS SUB #TEMP #T1	ER, ZEROES MEMO AF UQ 1979 NOP ROM MEM1 NOP NOP 2PI/N MDAT TRANS NOP #ZRO SP NE FROM MDAT RSH TRANS NOP ALU	B MEMO TER 12SEPT RETURN #HANN #PARAS MPYL #SQNMSK QET : 7FFF 1 TRANS #DIV #T2 -PI/2 25 PUSH MEMS 0 TRANS TO-: 3FFF(-PI/2) ALU NOP	IM IM IM	0 22 15 13 17 0 8 4 13 10 19 21	000 750 23 72 50 3	288 4 50 1 5 198 22 25 0 50 5 3 0
19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 12 35 37 38 39	* HA * SI * CH 0070 *GET 0071 0072 0073 *CAL 0074 0075 0076 0077 *RES *STA 0078 0078 0079 1 007A 0078	NNS ME GNAL GNAL ECKED 6001 PARAI C040 5804 FC12 C PHAS B4E1 44A5 8126 22F6 SULT II RT RE 90F9 B580 28A5 4C03 5460 1BBD	EM1 BUFF INPUT IN DX 31 A #LI/MX METERS F CALL #T2 M1D/AD SE INCR TRANS #DPO CALL ADD N #DPO L ADING SI RSH TRANS SUB #TEMP #T1 MADDR	ER, ZEROES MEMO AF UQ 1979 NOP ROM MEM1 NOP NOP 2PI/N MDAT TRANS NOP #ZRO SP NE FROM MDAT RSH TRANS NOP ALU #BASE	B MEMO TER 12SEPT RETURN #HANN #PARAS MPYL #SGNMSK GET : 7FFF 1 TRANS #DIV #T2 -PI/2 25 PUSH MEMS 0 TRANS TO-: 3FFF(-PI/2) ALU NOP #BASE	IM IM IM	0 22 15 13 17 0 8 4 13 10 19 21 6	0 0 0 7 5 0 2 3 7 2 7 2 7 2 7 2 5 0 3 2 7	288 4 50 1 5 198 22 25 25 0 50 5 3 0 29
19 20 21 22 23 24 25 26 27 28 29 30 31 32 34 35 12 35 37 38 39 40	* HA * SI * CH 0070 *GET 0071 0072 0073 *CAL 0074 0075 0076 0077 *RES *STA 0078 0078 0079 1 007A 0078 0077	NNS ME GNAL GNAL ECKED 6001 PARAI C040 5804 FC12 C PHAS B4E1 44A5 8126 22F6 SULT II RT RE 90F9 B580 28A5 4C03 5460 1BBD 58A0	EM1 BUFF INPUT IN DX 31 A #LI/MX METERS F CALL #T2 M1D/AD SE INCR TRANS #DPO CALL ADD N #DPO L ADING SI RSH TRANS SUB #TEMP #T1 MADDR #T2	ER, ZEROES MEMO AF UQ 1979 NOP ROM MEM1 NOP NOP 2PI/N MDAT TRANS NOP #ZRO SP NE FROM MDAT RSH TRANS NOP ALU #BASE TRANS	B MEMO TER 12SEPT RETURN #HANN #PARAS MPYL #SQNMSK QET : 7FFF 1 TRANS #DIV #T2 -PI/2 25 PUSH MEMS 0 TRANS TO-: 3FFF(-PI/2) ALU NOP	IM IM IM	0 22 15 13 17 0 8 4 13 10 19 21	000 750 23 72 50 3	288 4 50 1 5 198 22 25 0 50 5 3 0
19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 12 35 37 38 39	* HA * SI * CH 0070 *GET 0071 0072 0073 *CAL 0074 0075 0076 0077 *RES *STA 0078 0078 0079 1 007A 0078 0077	NNS ME GNAL GNAL ECKED 6001 PARAI C040 5804 FC12 C PHAS B4E1 44A5 8126 22F6 SULT II RT RE 90F9 B580 28A5 4C03 5460 1BBD 58A0	EM1 BUFF INPUT IN DX 31 A #LI/MX METERS F CALL #T2 M1D/AD SE INCR TRANS #DPO CALL ADD N #DPO L ADING SI RSH TRANS SUB #TEMP #T1 MADDR	ER, ZEROES MEMO AF UQ 1979 NOP ROM MEM1 NOP NOP 2PI/N MDAT TRANS NOP #ZRO SP NE FROM MDAT RSH TRANS NOP ALU #BASE TRANS	B MEMO TER 12SEPT RETURN #HANN #PARAS MPYL #SGNMSK GET : 7FFF 1 TRANS #DIV #T2 -PI/2 25 PUSH MEMS 0 TRANS TO-: 3FFF(-PI/2) ALU NOP #BASE	IM IM IM IM	0 22 15 13 17 0 8 4 13 10 19 21 6	0 0 0 7 5 0 2 3 7 2 7 2 7 2 7 2 5 0 3 2 7	288 4 50 1 5 198 22 25 0 SD 5 3 0 29 0
19 20 21 22 23 24 25 26 27 28 29 30 31 32 34 35 12 35 37 39 40 41	* HA * SI * CH 0070 *GET 0071 0072 0073 *CAL 0074 0075 0076 0077 *RES *STA 0078 0078 0079 1 007A 0078 0077	NNS ME GNAL GNAL CO40 5804 FC12 C PHAS B4E1 44A5 8126 22F6 SULT II 87F7 B580 28A5 4C03 5460 18BD 58A0 57 1/2	EM1 BUFF INPUT IN DX 31 A #LI/MX METERS F CALL #T2 M1D/AD SE INCR TRANS #DPO CALL ADD N #DPO L ADING SI RSH TRANS SUB #TEMP #T1 MADDR #T2	ER, ZEROES MEMO AF UQ 1979 NOP ROM MEM1 NOP NOP 2PI/N MDAT TRANS NOP #ZRO SP NE FROM MDAT RSH TRANS NOP ALU #BASE TRANS	B MEMO TER 12SEPT RETURN #HANN #PARAS MPYL #SGNMSK GET : 7FFF 1 TRANS #DIV #T2 -PI/2 25 PUSH MEMS 0 TRANS TO-: 3FFF(-PI/2) ALU NOP #BASE	IM IM IM	0 22 15 13 17 0 8 4 13 10 19 21 6	0 0 0 7 5 0 2 3 7 2 7 2 7 2 7 2 5 0 3 2 7	288 4 50 1 5 198 22 25 25 0 50 5 3 0 29
19 20 21 22 23 24 25 26 27 28 29 30 31 32 34 35 32 34 35 37 38 39 40 41 42	* HA * SI * CH 0070 *GET 0071 0072 0073 *CAL 0074 0075 0076 0077 *RE5 *STA 0078 0078 0079 1 007A 0078 0078 0077 * CAL 0078 0078 0078 0078 0076 **********************************	NNS ME GNAL ECKED 6001 PARAI C040 5804 FC12 C PHAS 84E1 44A5 8126 22F6 SULT II RT RE 90F9 8580 28A5 4C03 5460 18BD 58A0 37 1/2 D6A8	EM1 BUFF INPUT IN DX 31 A #LI/MX METERS F CALL #T2 M1D/AD SE INCR TRANS #DPO CALL ADD N #DPO L ADING SI RSH TRANS SUB #TEMP #T1 MADDR #T2 OF DATA	ER, ZEROES MEMO AF UQ 1979 NOP ROM MEM1 NOP NOP 2PI/N MDAT TRANS NOP #ZRO SP NE FROM MDAT RSH TRANS NOP ALU #BASE TRANS	B MEMO TER 12SEPT RETURN #HANN #PARAS MPYL #SONMSK GET : 7FFF 1 TRANS #DIV #T2 -PI/2 25 PUSH MEMS 0 TRANS TO-: 3FFF(-PI/2) ALU NOP #BASE NOP CNTR	IM IM IM IM	0 22 15 13 17 0 8 4 13 10 19 21 6 22	000 750 23 712 50 39 5	288 4 50 1 5 198 22 25 0 SD 5 3 0 29 0 40
19 20 21 22 23 24 25 26 27 28 29 30 31 32 34 35 35 37 38 39 40 41 42 43	* HA * SI * CH 0070 *GET 0071 0072 0073 *CAL 0074 0075 0076 0077 *REE *STA 0078 0078 0079 1 007A 0078 0077 * STA	NNS ME GNAL GNAL ECKED 6001 PARAI C040 5804 FC12 C PHAS 84E1 44A5 8126 22F6 SULT II 84E1 44A5 8126 22F6 SULT II 87 RE/ 90F9 8580 28A5 4C03 5460 18BD 58A0 58A0 58A0 58A0	EM1 BUFF INPUT IN DK 31 A #LI/MX METERS F CALL #T2 M1D/AD SE INCR TRANS #DPO CALL ADD N #DPO L ADING SI RSH TRANS SUB #TEMP #T1 MADDR #T2 OF DATA SIN	ER, ZEROES MEMO AF UQ 1979 NOP ROM MEM1 NOP NOP 2PI/N MDAT TRANS NOP &ZRO SP NE FROM MDAT RSH TRANS NOP ALU &BASE TRANS	B MEMO TER 12SEPT RETURN #HANN #PARAS MPYL #SQNMSK QET : 7FFF 1 TRANS #DIV #T2 -PI/2 25 PUSH MEMS 0 TRANS TO-: 3FFF(-PI/2) ALU NOP #BASE NOP CNTR 40	IM IM IM IM	0 22 15 13 17 0 8 4 13 10 19 21 6 22 5	0 0 0 7 5 0 23 7 12 5 0 3 29 5 21	288 4 50 1 5 198 22 25 0 50 5 3 0 29 0 40 13

				- xxi -			-		
PAG				OF : FFT1L1			10		10
45 46	0082 2993 * TAKE IN	SUB	RSH	#TEMP ADD H.S. M O (IMG STOR)			10	12	19
47	0083 3067	MPY	ALU	MDAT			12	з	7
48	0084 2281	ADD	WT1	NDPO UPDATE SIN	ADDR		8	21	17
49		MDAT	MPYH	0		IM	7	4	0
50	0086 5460	ØT1	ALU	NOP			21	3	0
51	0087 A2C2	ADD	<b>#T2</b>	2 UPDATE CNTR		IM	8	22	2
52	0088 5860	0T2	ALU	NOP			55	З	0
53	0089 3876	COMP	ALU	¢Τ2			14	3	22
54	008A 8420	JMP	NOP	#HANLO1		IM	1	0	128
55 56	* 2ND 1/2 0089 D6A8	OF DATA	M. 77 4	40		The	673	-	
50		#T2	#T1 TRANS	NOP ZERD CNTR		IM	5 22	21 5	40
58	0080 22ED	ADD	#ZRO	SIN #HANLO2			8	23	13
59		RSH	ALU	NOP			4	3	0
60		SUB	RSH	#TEMP			10	12	19
61	0090 3067	MPY	ALU	MDAT *DATA FROM	MO		12	3	7
62	0091 2AB1	SUB	<b>#T1</b>	#DPO			10	21	17
63		MDAT	MPYH	0		IM	7	4	0
64	a service of the serv	<b>餘丁1</b>	ALU	NOP			21	3	0
65	0094 A2C2	ADD	#T2	6. 		IM	8	22	2
66		\$T2	ALU	NOP #T2			22	3	0
67 68	0096 3876 0097 842D	COMP JMP	ALU	#HANLO2		IM	14	3	22 141
69		SIN	\$T1	40		IM	5	21	40
70	Construction of the second s	JMP	NOP	#LI/MX		211	1	0	24
71	009A 9000	RSH	NOP	0		IM	4	o	0
72	48-								
73	* LOG POW			CTRUM					
74		SLT06(X-3	2+4~5)]						
75	*	MADDO	NOD			The	,	~	-
	009B 9809 009C 1C01	MADDR	NOP	*PWRRET *PWRLOG		IM	67	0	9
	0090 D418	SIN	NOP	RETURN 56 I6,>=		IM	5	0	56
	009E A2E0	ADD	#ZRO	0		IM	8	23	0
	009F 6C60	#L2/N1	ALU	NOP LOOP CNTR			27	3	õ
81		MADDR	#BASE	#BASE			6	29	29
82	00A1 9000	RSH	NOP	O NORM MEMS		IM	4	0	0
83		TRANS	MDAT	NOP			13	7	0
	00A3 30E5	MPY	MDAT	TRANS #PWRLOP			12	7	5
85		TRANS	MOADR	MDAT			13	2	7
	00A5 5805	#T2	NOP	TRANS			22	0	· 5 4
23	00A6 4484 * NOW Y^2	<b>#DPO</b>	MPY	MPY			17	4	40
4		MPY	TRANS	MDAT			12	5	7
5	00A8 8164	CALL	NOP	#DPADD		IM	0		452
6		#DP1	MPY	MPY		1970 S (17	18	4	4
7		CALL	NOP	#DIV		IM	0		198
8	OOAB E2FF	ADD	#ZRO	63 SCALE TO IN	TEGER	IM	8	23	63
9				D EXTRA BUFFER					
10			EM O SO	IT'S AVAILABLE					
11	* FOR RES	VNTLEGIC							
			LIG A TOP M		11 644		-	,	press wanty
13	OOAC 20DB	ADD	M1ADDR NOP	#L2/N1 ADV ADDR ALU	W M1		8	6	27 3

XX11	-
	xxii

- A - •	-	xxii -					
PAGE 6 HARM	ONIAC ASSEMBLY	05 · 557110					- 4
	DAT NOP	WDPO			7	0 17	
15 00AF 22F1 A		#DPO				23 17	1
	ALL NOP	WILDG10		IM			
	1D/AD	#DISCL				0 21	
		DISCARD OF LSP		IM	15	0 7	
						-	
		ALU	A #2 25 25		12	7 3	
		#T2 GET CURR	ADDR		15	0 22	
	ADDR	#T2			6	0 22	
	DD #L2/N1	2		IM	8	27 2	SOL
181			ALC: NO.				dis
		NOP DOES N/2 PT	18		27	3 0	
	DD M1ADR	1 UPDATE		IM	8	6 1	1
	DAT MPY	O SPECT RE	SULT		7	4 0	
	IN NOP	40 > , 16		IM	5	0 40	0.11
	ADDR ALU	ALU FOR NEXT FE	TCH		6	3 3	
	OMP #L2/N1	#L2/N1			14	27 27	1
	MP NOP	#PWRLOP		IM	1	0 163	
30 00BD B4E1 TF	RANS MDAT	1		IM	13	7 1	
31 * MUST ZERO	OUT REST OF R&	I FOR SMOOTH					
32 OOBE 2388 AI	DD #BASE	#L2/N1 FORM TAR	GET ADD		8	29 27	
33 008F 5823 #1	T2 AFLG	ALU	And the second second		22	1 3	
34 00C0 9019 MC		25 PUSH BOTH MEM	IS		4	0 25	
	DMP MIADDR	#T2 #PZOT			14	6 22	1214
	MP	<b>#PZOT</b>		IM	1	0 193	
	DAT #ZRO	0		IM			
	MP NOP	WMRET		IM	1		
	ADDR NOP	#PWRRET		IM	6	0 505	1
40 *		ALL POLICIES I		1.11	0	0 9	
	RTN1 NOP	RETURN #DIV #D	TU QUIDO		28	0	
	IDEND INPUT #DP		A GODA			0 1	812
4 #DIVISOR IN		ADPO LSP					
5 * REMAINDER							
6 * CHECKED OF		IN OF DVDENDI					
	A HOG 19/7	AL 11					
7 0007 4003 WF	ALUD ALU	ALU			16	3 3	
0 0008 3223 m		ALU	#000T		12	17 3	
9 *SIGN OOT BY					-		1.1.1
10 0009 9400 81		0		IM	5	0 0	
		96		IM	5	0 96	
12 *IF MSP OF I							1) descent de 1 (10) 1 (1
	DMP #DPO	0			and all all all all all all all all all al	17 0	
	PY #ALUS	1 DONE IF =0				16 1	
15 00CD D410 SI	INTAC NUP	4D \$1M6,	<			0 48	
16 OOCE 8620 TR	RANS #DPO	0				17 0	
17 OOCF 4C85 \$1		TRANS			19	4 5	
18 *MAKE DIVISC	DR POS						
19 00D0 BA00 CC		0		IM	14 1	6 0	
20 00D1 8534 JM	MP NOP	#POSDVR				0 212	
21 00D2 28B0 SU	JB TRANS	#ALUS			10	5 16	
		ALU			16	0 3	
23 *MAKE DVDENI						5 3	1251
24 00D4 BA20 CC		0 #POSDVR	<	TM	14 1	7 0	Laurenter
25 00D5 8538 JM	MP NOP	#POSDND	-		CALC STOLEN		
26 00D6 D400 SI	IN/AC NOP	32		IM	A.	0 216	
27 00D7 C138 CA		#DPNEG		IM	0	0 32	
	EFT BEFORE USIN			411	U	0 248	
enter I LAPALA Pertoya Perto	we i arteri territer tertela (	tur defette beskanfi					

					- XXIII -					
PAGE	E 7	HAR	MONIAC A	ASSEMBLY	OF : FF	T1DV				
29	00D8	080B	IDADR	NOP	SOV	#POSDND		2	0	11
30	0009	30B1	MPY	TRANS	#DPO *	PACK LSP		12	5	17
		4408		NOP	Z1			17		8
	OODB		#CNT	TRANS	NOP					0
	OODC		SUB	ADPO	44119	HDIVL SUB DIVOR		10	17	
			IVIDEND			WEAVE WOR DEVOI			~ /	A 63
	OODD		COMP	AFLG	0		IM	14	1	0
	OODE		JMP	NOP	#REST		IM		0	
	OODF		OR	#DPO	0		IM	11	17	
	0060		SUB	#DPO	#ALUS	*DO REAL SUBTR		10	17	
	00E1		MPY	ALU	<b>#DPO</b>	#REST			З	
40	00E2	4508	<b>#DPO</b>	Z1	78			17	8	8
41	OOE3	A281	ADD	#CNT	1	<b>#INCR CNT</b>	IM	8	20	1
42	00E4	5060	<b>#CNT</b>	ALU	NOP			20		0
	00E5		COMP		16		IM		З	
	00E6		JMP		#DIVL			1		
	OOE7	0400	SIN/AC	NOP	32		IM		Ő	
		D413			51		IM	5		51
			O) INTO				71.1	2	0	31
									4 -7	
	00E9		RSH/MC	#DPO	NOP			4	17	0
			SIGN SAME							
			TRANS	NOP		GET DVDND		13	0	19
		BBAO			0 <		IM	14	5	. 0
	OOEC		JMP	NOP	<b>#POSR</b>		IM	1	0	241
	OOED		#DPO	RSH	NOP	*REM POS		17	12	0
54	OOEE	B620	TRANS	<b>#DPO</b>	0		IM	13	17	0
55	OOEF	28A5	SUB	TRANS				10	5	5
56	OOFO	4460	4DPO	ALU	NOP			17	З	0
	OOF1		COMP	#TEMP		#POSR	IM			
	00F2		JMP	NOP	#POSG	in cont		1		246
59			JOT IF RE		WE 0000			*	~	6-10
	00F3		TRANS		0		IM	13	0	0
			SUB		#DPO		411			17
63	OOC S	AARD	#DPO	1 MMMO						
					ALU	45050		17		3
	00F6		JMP		WRTN1	#PU5G		1		
		D404			36		IM	5	0	36
65			PRECISIC							
	00F8		RSH/MC	NOP	0	#DPNEQ	IM	4	0	0
67	00F9	D400	SIN/AC	NOP	32		IM	5	0	32
68	OOFA	FC12	M1D/AD	NOP	#SONMSH	CET SGNMSK	IM	15	0	50
69	OOFB	B620	TRANS	#DPO	0		IM	13	17	0
70	OOFC	2881	SUB	TRANS	*DPO	*NEGATE LSP		10	5	17
	OOFD		AND	MDATA	ALU	*CLR SGN		9	7	З
	OOFE		#DPO	NOP	ALU	*SAV LSP		17	Ó	3
	OOFF		COMP	TRANS	#DPO	Ladit V See Lady		14	5	17
74			MAKE MS			ATE		A -V	0	* *
	0100						T hel		0	280
			JMP	NOP	#NOTO	whime week	IM	1	0	259
	0101		SUB	TRANS	TRANS	*NEG MSP		10	5	5
	0102		JMP	NOP	RETURN			1	0	1
	0103		<b>#DPO</b>	ALU	NOP	HNOTO +SAV MSP		17	З	0
	0104		SUB	<b>拳DPO</b>	1	*COMPLEM	IM	10	17	1
80	0105		JMP	NOP	RETURN			1	0	1
81	0106	4460	#DPO	ALU	NOP			17	з	0
2	* E	XPONEN	TIAL BAS	SE TWO						

PAGE 8 HA	RMONIAC	ASSEMBLY	OF : FF	T1EX				11.74
3 * LEVL ZE	RO SUBRO	JUTINE (IN	ALU, OUT	MPYL)				
4 0107 4063	#ALUS	=ALU	, ALU	<b>静EXP2</b>		16	З	3
5 0108 8401	TRANS	=NOP	, 1		IM	13	0	1
6 0109 BOA1	MPY	=TRANS	, 1		IM	12	5	1
7 010A B860	COMP	=ALU		GEN CASE	IM	14	3	0
8 010B 844E	JMP	=NOP		GEN CASE	IM	1	0	270
9 010C B402	TRANS	=NOP	,2	W Loss I V Vol 2 V Lost Raw	IM	13	õ	2
10 010D 0401	JMP	=NOP		GEN CASE (RI	EQD)	1	õ	1
11 010E AA01				#MPYMO		10		1
12 010F 30A4	MPY		, MPY	WER YEU	IM	12	16	4
		=TRANS					5	
13 0110 4060	#ALUS	=ALU	, NOP			16	3	0
14 0111 B860	COMP	=ALU	, 0		IM	14	3	
15 0112 844E	JMP	=NOP			IM	1		270
16 0113 22E4			MPYL			8	23	4
17 0114 0401	JMP	=NOP	, RETURN			1	0	1
18 * SCL2 -								Stol March
19 # INPUT I								1
20 # WITH CN	IT OF TOT	TAL SHIFT	rs REQ'D	IN #T2				
21 0115 D400	SIN/AC	NOP	32	#SCL2 168	KRS IM	5	0	32
22 0116 AAC1	SUB	#T2	1 *CNT	IN T2 MSP	IM	10	22	1
23 0117 4063	#ALUS	ALU	ALU			16	3	3
24 0118 AA01	SUB	#ALUS	1	#SHLDP	IM	10	16	1
25 0119 4063	MALUS	ALU	ALU			16	З	3
26 011A B860	COMP		0		IM	14	З	0
27 0118 8458	JMP	NOP	#SHLOP		IM	1	ō	280
28 0110 1180	RSH	RSH	NOP			4	12	0
29 011D A180	ADD	RSH		EASEY ACCES	S IM	8	12	0 50
		110011		the state of the state of the state of the		6.00	th Eggs.	
1917								
285 30 011F 0401	IMP	NOP	RETURN		•	1	0	1
30 011E 0401		NOP	RETURN		TM	1	0	1
30 011E 0401 31 011F 941B	SIN/AC		RETURN 24		IM	1 5	000	1 24
30 011E 0401 31 011F 9418 2 * FFT BEG	SIN/AC	NOP	24		Im			and the second sec
30 011E 0401 31 011F 9418 2 * FFT BEG 3 * ARGUMEN	SIN/AC INS ITS FROM	NOP	24		IM			and the second sec
30 011E 0401 31 011F 9418 2 * FFT BEG 3 * ARGUMEN 4 * ARE: BA	SIN/AC INS ITS FROM SER, BASE	NOP MEM1 (0- EI, M, L (^;	24 -> ) 2)	00)	IM			and the second sec
30 011E 0401 31 011F 9418 2 * FFT BEG 3 * ARGUMEN 4 * ARE: BA 5 * BASES M	SIN/AC INS ITS FROM SER, BASE	NOP MEM1 (O- EI, M, L(^: BAME IN E	24 -> ) 2) EA MEM(H4		IM			and the second sec
30 011E 0401 31 011F 9418 2 * FFT BEG 3 * ARGUMEN 4 * ARE: BA 5 * BASES M 6 * M IS TO	SIN/AC INS ITS FROM SER, BASE UST BE S T PTS (F	NOP MEM1 (O- EI, M, L(^2 SAME IN E WR OF 22	24 -> ) 2) EA MEM(H4 ), L NON O	PTS	IM	5	0	24
30 011E 0401 31 011F 9418 2 * FFT BEG 3 * ARGUMEN 4 * ARE: BA 5 * BASES M 6 * M IS TO 7 0120 5801	SIN/AC INS ITS FROM SER, BASE UST BE S IT PTS (F #T2	NOP MEM1 (O- EI, M, L(^2 BAME IN E WR DF 2) NOP	24 -> ) 2) EA MEM(H4 ), L NON O RETURN	PTS *PARAS		22	0	24
30 011E 0401 31 011F 9418 2 * FFT BEG 3 * ARGUMEN 4 * ARE: BA 5 * BASES M 6 * M IS TO 7 0120 5801 8 0121 D400	SIN/AC INS ITS FROM SER, BASE UST BE S UST BE S IT PTS (F #T2 SIN/AC	NOP MEM1 (O- EI, M, L (^ SAME IN E WR OF 2) NOP NOP	24 -> ) EA MEM(H4 ), L NON O RETURN 32	PTS *PARAS *IM6,=	IM	5 22 5	0	24 1 32
30 011E 0401 31 011F 9418 2 * FFT BEG 3 * ARGUMEN 4 * ARE: BA 5 * BASES M 6 * M IS TO 7 0120 5801 8 0121 D400 9 0122 9008	SIN/AC INS ITS FROM SER, BASE UST BE S UST BE S IT PTS (F #T2 SIN/AC RSH/MC	NOP MEM1 (O- EI, M, L (^: SAME IN E WR OF 2: NOP NOP NOP	24 -> ) EA MEM(H4 ), L NON O RETURN 32 8	PTS *PARAS	IM IM	5 22 5 4	0000	24 1 32 8
30 011E 0401 31 011F 9418 2 * FFT BEG 3 * ARGUMEN 4 * ARE: BA 5 * BASES M 6 * M IS TO 7 0120 5801 8 0121 D400 9 0122 9008 10 0123 BC00	SIN/AC INS ITS FROM SER, BASE UST BE S UST BE S T PTS (F #T2 SIN/AC RSH/MC M1D/AD	NOP MEM1 (O- EI, M, L(^ SAME IN E WR OF 2) NOP NOP NOP NOP	24 -> ) 2) EA MEM(H4 ), L NON O RETURN 32 8 #ARGS	PTS *PARAS *IM6,=	IM	5 22 5 4 15	0	24 1 32 8 0
30 011E 0401 31 011F 9418 2 * FFT BEG 3 * ARGUMEN 4 * ARE: BA 5 * BASES M 6 * M IS TO 7 0120 5801 8 0121 D400 9 0122 9008 10 0123 BC00 11 0124 74E0	SIN/AC INS ITS FROM SER, BASE UST BE S IT PTS (F #T2 SIN/AC RSH/MC M1D/AD #BASE	NOP MEM1 (O- EI, M, L(^2 BAME IN E WR OF 2) NOP NOP NOP NOP =MDAT	24 -> ) 2) EA MEM(H4 ), L NON O RETURN 32 8 #ARGS , NOP	PTS *PARAS *IM6,=	IM IM IM	5 22 5 4 15 29	00007	24 1 32 8 0 0
30 011E 0401 31 011F 9418 2 * FFT BEG 3 * ARGUMEN 4 * ARE: BA 5 * BASES M 6 * M IS TO 7 0120 5801 8 0121 D400 9 0122 9008 10 0123 BC00 11 0124 74E0 12 0125 A0E0	SIN/AC INS ITS FROM SER, BASE UST BE S IT PTS (F #T2 SIN/AC RSH/MC M1D/AD #BASE ADD	NOP MEM1 (O- EI, M, L (^: BAME IN E WR OF 2: NOP NOP NOP NOP NOP NOP NOP NOP	24 -> ) 2) EA MEM(H4 ), L NON O RETURN 32 8 #ARGS , NOP 0	PTS #PARAS *IM6, == POPM1	IM IM IM IM	5 22 5 4 15 29 8	0 0 0 0 7 7	24 1 32 8 0 0 0
30 011E 0401 31 011F 9418 2 * FFT BEG 3 * ARGUMEN 4 * ARE: BA 5 * BASES M 6 * M IS TO 7 0120 5801 8 0121 D400 9 0122 9008 10 0123 BC00 11 0124 74E0 12 0125 AOE0 13 0126 7463	SIN/AC INS ITS FROM SER, BASE UST BE S UST BE S IT PTS (F #T2 SIN/AC RSH/MC M1D/AD #BASE ADD #BASE	NOP MEM1 (O- EI, M, L(^2 SAME IN E WR OF 22 NOP NOP NOP NOP NOP NOP MDAT ALU	24 -> ) 2) EA MEM(H4 ), L NON O RETURN 32 8 #ARGS , NOP 0 ALU ***	PTS *PARAS *IM6,=	IM IM IM IM	5 22 5 4 15 29 8 29	0 0 0 0 7 7 3	24 1 32 8 0 0 3
30 011E 0401 31 011F 9418 2 * FFT BEG 3 * ARGUMEN 4 * ARE: BA 5 * BASES M 6 * M IS TO 7 0120 5801 8 0121 D400 9 0122 9008 10 0123 BC00 11 0124 74E0 12 0125 AOE0 13 0126 7463 14 0127 34E0	SIN/AC INS ITS FROM SER, BASE UST BE S UST BE S IT PTS (F #T2 SIN/AC RSH/MC M1D/AD #BASE ADD #BASE TRANS	NOP MEM1 (O- EI, M, L(^: SAME IN E WR OF 2: NOP NOP NOP NOP NOP NOP MDAT MDAT ALU =MDAT	24 -> ) 2) EA MEM(H4 ), L NON O RETURN 32 8 #ARGS , NOP 0 ALU *** , NOP	PTS #PARAS *IM6, == POPM1	IM IM IM IM	5 22 5 4 15 29 8 29 13	0 0 0 0 7 7 3 7	24 1 32 8 0 0 0 3 0
30 011E 0401 31 011F 9418 2 * FFT BEG 3 * ARGUMEN 4 * ARE: BA 5 * BASES M 6 * M IS TO 7 0120 5801 8 0121 D400 9 0122 9008 10 0123 BC00 11 0124 74E0 12 0125 A0E0 13 0126 7463 14 0127 34E0 15 0128 6405	SIN/AC INS ITS FROM SER, BASE UST BE S UST BE S IT PTS (F #T2 SIN/AC RSH/MC M1D/AD #BASE ADD #BASE TRANS #L/M	NOP MEM1 (O- EI, M, L(^: BAME IN E WR OF 2) NOP NOP NOP NOP NOP MOAT MDAT ALU =NOP	24 -> ) 2) EA MEM(H4 ), L NON O RETURN 32 8 #ARGS , NOP 0 ALU *** , NOP , TRANS	PTS #PARAS *IM6, == POPM1	IM IM IM IM	5 22 5 4 15 29 8 29 13 25	000077370	24 1 32 8 0 0 3
30 011E 0401 31 011F 9418 2 * FFT BEG 3 * ARGUMEN 4 * ARE: BA 5 * BASES M 6 * M IS TO 7 0120 5801 8 0121 D400 9 0122 9008 10 0123 BC00 11 0124 74E0 12 0125 AOE0 13 0126 7463 14 0127 34E0 15 0128 6405 16 0129 64E0	SIN/AC INS ITS FROM SER, BASE UST BE S T PTS (F #T2 SIN/AC RSH/MC M1D/AD #BASE ADD #BASE TRANS #L/M	NOP MEM1 (O- EI, M, L(^2 SAME IN E WR OF 2) NOP NOP NOP NOP MOP MOAT MDAT ALU =NOP =MDAT	24 -> ) EA MEM(H4 ), L NON O RETURN 32 8 #ARGS , NOP 0 ALU *** , NOP , TRANS , NOP	PTS #PARAS *IM6, == POPM1	IM IM IM IM	5 22 5 4 15 29 8 29 13	0 0 0 0 7 7 3 7	24 1 32 8 0 0 0 3 0
30 011E 0401 31 011F 9418 2 * FFT BEG 3 * ARGUMEN 4 * ARE: BA 5 * BASES M 6 * M IS TO 7 0120 5801 8 0121 D400 9 0122 9008 10 0123 BC00 11 0124 74E0 12 0125 A0E0 13 0126 7463 14 0127 34E0 15 0128 6405 16 0129 64E0 17 * CALC ND	SIN/AC INS ITS FROM SER, BASE UST BE S IT PTS (F #T2 SIN/AC RSH/MC M1D/AD #BASE ADD #BASE TRANS #L/M #L/M N ZERO F	NOP MEM1 (O- EI, M, L(^2 BAME IN E WR OF 2) NOP NOP NOP NOP MOAT MDAT ALU =MDAT =NOP =MDAT TS (PWR	24 -> ) 2) EA MEM(H4 ), L NON O RETURN 32 8 #ARGS , NOP 0 ALU *** , NOP , TRANS , NOP 0F 2)	PTS #PARAS *IM6, == POPM1	IM IM IM IM	5 22 5 4 15 29 8 29 13 25	000077370	24 1 32 8 0 0 0 3 0 5
30 011E 0401 31 011F 9418 2 * FFT BEG 3 * ARGUMEN 4 * ARE: BA 5 * BASES M 6 * M IS TO 7 0120 5801 8 0121 D400 9 0122 9008 10 0123 BC00 11 0124 74E0 12 0125 A0E0 13 0126 7463 14 0127 34E0 15 0128 6405 16 0129 64E0 17 * CALC NO 18 012A 2337	SIN/AC INS ITS FROM SER, BASE UST BE S IT PTS (F #T2 SIN/AC RSH/MC M1D/AD #BASE ADD #BASE TRANS #L/M #L/M N ZERO F ADD	NOP MEM1 (O- EI, M, L(^2 BAME IN E WR OF 2) NOP NOP NOP NOP MOAT MDAT ALU =MDAT =NOP =MDAT TS (PWR #L/M	24 -> ) 2) EA MEM(H4 ), L NON O RETURN 32 8 #ARGS , NOP 0 ALU *** , NOP , TRANS , NOP 0F 2) #ZRO	PTS #PARAS #IM6, == POPM1 AVOID M1 ERF	IM IM IM IM	5 22 5 4 15 29 8 29 13 25	000077370	24 1 32 8 0 0 0 3 0 5
30 011E 0401 31 011F 9418 2 * FFT BEG 3 * ARGUMEN 4 * ARE: BA 5 * BASES M 6 * M IS TO 7 0120 5801 8 0121 D400 9 0122 9008 10 0123 BC00 11 0124 74E0 12 0125 A0E0 13 0126 7463 14 0127 34E0 15 0128 6405 16 0129 64E0 17 * CALC NO 18 012A 2337 19 012B 8047	SIN/AC INS ITS FROM SER, BASE UST BE S UST BE S IT PTS (F #T2 SIN/AC RSH/MC M1D/AD #BASE ADD #BASE TRANS #L/M #L/M N ZERO F ADD CALL	NOP MEM1 (O- EI, M, L(^: SAME IN E WR OF 2: NOP NOP NOP NOP NOP MOAT MDAT ALU =MDAT MDAT =NOP =MDAT PTS (PWR #L/M NOP	24 -> ) 2) EA MEM(H4 ), L NON O RETURN 32 8 #ARGS , NOP 0 ALU *** , NOP , TRANS , NOP 0F 2) #ZRO #EXP2	PTS #PARAS #IM6, == POPM1 AVOID M1 ERF	IM IM IM IM	5 22 5 4 15 29 29 25 25	0 0 0 0 7 7 3 7 0 7 25	24 1 32 8 0 0 0 3 0 5 0
30 011E 0401 31 011F 9418 2 * FFT BEG 3 * ARGUMEN 4 * ARE: BA 5 * BASES M 6 * M IS TO 7 0120 5801 8 0121 D400 9 0122 9008 10 0123 BC00 11 0124 74E0 12 0125 A0E0 13 0126 7463 14 0127 34E0 15 0128 6405 16 0129 64E0 17 * CALC NO 18 012A 2337	SIN/AC INS ITS FROM SER, BASE UST BE S UST BE S IT PTS (F #T2 SIN/AC RSH/MC M1D/AD #BASE ADD #BASE TRANS #L/M #L/M N ZERO F ADD CALL	NOP MEM1 (O- EI, M, L(^2 BAME IN E WR OF 2) NOP NOP NOP NOP MOAT MDAT ALU =MDAT =NOP =MDAT TS (PWR #L/M	24 -> ) 2) EA MEM(H4 ), L NON O RETURN 32 8 #ARGS , NOP 0 ALU *** , NOP , TRANS , NOP 0F 2) #ZRO	PTS #PARAS #IM6, == POPM1 AVOID M1 ERF	IM IM IM	5 22 5 4 15 29 29 25 25 25 25 8	0 0 0 0 7 7 3 7 0 7 25 0	24 1 32 8 0 0 0 3 0 5 0 5 0 23 263
30 011E 0401 31 011F 9418 2 * FFT BEG 3 * ARGUMEN 4 * ARE: BA 5 * BASES M 6 * M IS TO 7 0120 5801 8 0121 D400 9 0122 9008 10 0123 BC00 11 0124 74E0 12 0125 A0E0 13 0126 7463 14 0127 34E0 15 0128 6405 16 0129 64E0 17 * CALC NO 18 012A 2337 19 012B 8047	SIN/AC INS ITS FROM SER, BASE UST BE S UST BE S IT PTS (F #T2 SIN/AC RSH/MC M1D/AD #BASE ADD #BASE TRANS #L/M #L/M N ZERO F ADD CALL	NOP MEM1 (O- EI, M, L(^: BAME IN E WR OF 2) NOP NOP NOP NOP MDAT MDAT ALU =MDAT =NOP =MDAT TS (PWR #L/M NOP NOP	24 -> ) 2) EA MEM(H4 ), L NON O RETURN 32 8 #ARGS , NOP 0 ALU *** , NOP , TRANS , NOP 0F 2) #ZRO #EXP2	PTS #PARAS #IM6, == POPM1 AVOID M1 ERF	IM IM IM	5 22 5 4 15 29 13 25 25 25 8 0	0000773707	24 1 32 8 0 0 0 3 0 5 0 5 0 23 263 4
30 011E 0401 31 011F 9418 2 * FFT BEG 3 * ARGUMEN 4 * ARE: BA 5 * BASES M 6 * M IS TO 7 0120 5801 8 0121 D400 9 0122 9008 10 0123 BC00 11 0124 74E0 12 0125 A0E0 13 0126 7463 14 0127 34E0 15 0128 6405 16 0129 64E0 17 * CALC ND 18 012A 2337 19 012B 8047 20 012C 3404	SIN/AC INS ITS FROM SER, BASE UST BE S UST BE S IT PTS (F #T2 SIN/AC RSH/MC M1D/AD #BASE ADD #BASE TRANS #L/M #L/M N ZERO F ADD CALL TRANS #L2/N1	NOP MEM1 (O- EI, M, L(^: SAME IN E WR OF 2: NOP NOP NOP NOP MDAT MDAT ALU =MDAT =NOP =MDAT TS (PWR #L/M NOP NOP TRANS	24 -> ) 2) EA MEM(H4 ), L NON O RETURN 32 8 #ARGS , NOP 0 ALU *** , NOP 0 ALU *** , NOP 0 F 2) #ZRO #EXP2 MPYL NOP	PTS #PARAS #IM6, == POPM1 AVOID M1 ERF	IM IM IM	5 22 5 4 15 29 8 29 13 25 25 8 0 13	0 0 0 0 7 7 3 7 0 7 25 0	24 1 32 8 0 0 0 3 0 5 0 5 0 23 263
30 011E 0401 31 011F 9418 2 * FFT BEG 3 * ARGUMEN 4 * ARE: BA 5 * BASES M 6 * M IS TO 7 0120 5801 8 0121 D400 9 0122 9008 10 0123 BC00 11 0124 74E0 12 0125 A0E0 13 0126 7463 14 0127 34E0 15 0128 6405 16 0129 64E0 17 * CALC NO 18 012A 2337 19 012B 8047 20 012C 3404 21 012D 6CA0	SIN/AC INS ITS FROM SER, BASE UST BE S UST BE S IT PTS (F #T2 SIN/AC RSH/MC M1D/AD #BASE ADD #BASE TRANS #L/M #L/M N ZERO F ADD CALL TRANS #L2/N1	NOP MEM1 (O- EI, M, L(^: SAME IN E WR OF 2: NOP NOP NOP NOP MDAT MDAT ALU =MDAT =NOP =MDAT TS (PWR #L/M NOP NOP TRANS	24 -> ) 2) EA MEM(H4 ), L NON O RETURN 32 8 #ARGS , NOP 0 ALU *** , NOP 0 ALU *** , NOP 0 F 2) #ZRO #EXP2 MPYL NOP	PTS #PARAS #IM6, == POPM1 AVOID M1 ERF	IM IM IM	5 22 5 4 15 29 13 25 29 13 25 25 8 0 13 27	0 0 0 0 7 7 3 7 0 7 25 0 5	24 1 32 8 0 0 0 3 0 5 0 23 263 4 0
30 011E 0401 31 011F 9418 2 * FFT BEG 3 * ARGUMEN 4 * ARE: BA 5 * BASES M 6 * M IS TO 7 0120 5801 8 0121 D400 9 0122 9008 10 0123 BC00 11 0124 74E0 12 0125 A0E0 13 0126 7463 14 0127 34E0 13 0126 7463 14 0127 34E0 15 0128 6405 16 0129 64E0 17 * CALC NO 18 012A 2337 19 012B 8047 20 012C 3404 21 012D 6CA0 22 * CALC TO 23 012E 22F9	SIN/AC INS ITS FROM SER, BASE UST BE S T PTS (F #T2 SIN/AC RSH/MC M1D/AD #BASE ADD #BASE ADD #BASE TRANS #L/M #L/M N ZERO F ADD CALL TRANS #L2/N1 T PTS (F ADD	NOP MEM1 (0- EI, M, L(^2) SAME IN E WR OF 2) NOP NOP NOP NOP MOAT MDAT ALU =MDAT MDAT ALU =MDAT TS (PWR #L/M NOP NOP TRANS WR OF 2) #ZRO	24 -> ) EA MEM(H4 ), L NON O RETURN 32 8 #ARGS , NOP 0 ALU *** , NOP 0 ALU *** , NOP 0F 2) #ZRO #ZRO #EXP2 MPYL NOP ) #L/M	PTS #PARAS #IM6, == POPM1 AVOID M1 ERF	IM IM IM IM	5 22 5 4 15 29 13 25 25 8 0 13 27 8	0 0 0 0 7 7 3 7 0 7 25 0 0 5 23	24 1 32 8 0 0 0 3 0 5 0 23 263 4 0 25
30 011E 0401 31 011F 9418 2 * FFT BEG 3 * ARGUMEN 4 * ARE: BA 5 * BASES M 6 * M IS TO 7 0120 5801 8 0121 D400 9 0122 9008 10 0123 BC00 11 0124 74E0 12 0125 A0E0 13 0126 7463 14 0127 34E0 13 0126 7463 14 0127 34E0 15 0128 6405 16 0129 64E0 17 * CALC NO 18 012A 2337 19 012B 8047 20 012C 3404 21 012D 6CA0 22 * CALC TO 23 012E 22F9 24 012F 8047	SIN/AC INS ITS FROM SER, BASE UST BE S T PTS (F #T2 SIN/AC RSH/MC M1D/AD #BASE ADD #BASE ADD #BASE TRANS #L/M #L/M N ZERO F ADD CALL TRANS #L2/N1 T PTS (F ADD CALL	NOP MEM1 (0- EI, M, L(^2 SAME IN E WR OF 2) NOP NOP NOP NOP MOP MOAT MDAT ALU =MDAT MDAT ALU =MDAT TS (PWR #L/M NOP NOP TRANS WR OF 2) #ZRO NOP	24 -> ) EA MEM(H4 ), L NON O RETURN 32 8 #ARGS , NOP 0 ALU *** , NOP 0 ALU *** , NOP 0F 2) #ZRO #ZRO #EXP2 MPYL NOP 0 #L/M #EXP2	PTS #PARAS #IM6, == POPM1 AVOID M1 ERF	IM IM IM	5 22 5 4 15 29 13 25 25 25 8 0 13 27 8 0	0 0 0 0 7 7 3 7 0 7 25 0 5 23 0	24 1 32 8 0 0 3 0 5 0 23 263 4 0 25 263
30 011E 0401 31 011F 9418 2 * FFT BEG 3 * ARGUMEN 4 * ARE: BA 5 * BASES M 6 * M IS TO 7 0120 5801 8 0121 D400 9 0122 9008 10 0123 BC00 11 0124 74E0 12 0125 A0E0 13 0126 7463 14 0127 34E0 13 0126 7463 14 0127 34E0 15 0128 6405 16 0129 64E0 17 * CALC ND 18 012A 2337 19 012B 8047 20 012C 3404 21 012D 6CA0 22 * CALC TO 23 012E 22F9 24 012F 8047 25 0130 6C04	SIN/AC INS ITS FROM SER, BASE UST BE S IT PTS (F #T2 SIN/AC RSH/MC M1D/AD #BASE ADD #BASE TRANS #L/M #L/M N ZERO F ADD CALL TRANS #L2/N1 T PTS (F ADD CALL #L2/N1	NOP MEM1 (O- EI, M, L (^: BAME IN E WR OF 2) NOP NOP NOP MOAT MDAT ALU =MDAT MDAT =NOP =MDAT TS (PWR #L/M NOP NOP TRANS WR OF 21 #ZRO NOP NOP	24 -> ) 2) EA MEM(H4 ), L NON O RETURN 32 8 #ARGS , NOP 0 ALU *** , NOP 0 ALU *** , NOP 0 F 2) #ZRO #ZRO #ZRO #ZRO #ZRO #ZRO #EXP2 MPYL NOP	PTS #PARAS #IM6, == POPM1 AVOID M1 ERF	IM IM IM IM	5 22 5 4 15 29 8 29 13 25 25 8 0 13 27 8 0 27	0 0 0 0 0 7 7 3 7 0 7 25 0 0 5 23 0	24 1 32 8 0 0 3 0 5 0 23 263 4 0 25 263 4
30 011E 0401 31 011F 9418 2 * FFT BEG 3 * ARGUMEN 4 * ARE: BA 5 * BASES M 6 * M IS TO 7 0120 5801 8 0121 D400 9 0122 9008 10 0123 BC00 11 0124 74E0 12 0125 A0E0 13 0126 7463 14 0127 34E0 13 0126 7463 14 0127 34E0 15 0128 6405 16 0129 64E0 17 * CALC NO 18 012A 2337 19 012B 8047 20 012C 3404 21 012D 6CA0 22 * CALC TO 23 012E 22F9 24 012F 8047	SIN/AC INS ITS FROM SER, BASE UST BE S T PTS (F #T2 SIN/AC RSH/MC M1D/AD #BASE ADD #BASE ADD #BASE TRANS #L/M #L/M N ZERO F ADD CALL TRANS #L2/N1 T PTS (F ADD CALL	NOP MEM1 (0- EI, M, L(^2 SAME IN E WR OF 2) NOP NOP NOP NOP MOP MOAT MDAT ALU =MDAT MDAT ALU =MDAT TS (PWR #L/M NOP NOP TRANS WR OF 2) #ZRO NOP	24 -> ) EA MEM(H4 ), L NON O RETURN 32 8 #ARGS , NOP 0 ALU *** , NOP 0 ALU *** , NOP 0F 2) #ZRO #ZRO #EXP2 MPYL NOP 0 #L/M #EXP2	PTS #PARAS #IM6, == POPM1 AVOID M1 ERF	IM IM IM IM	5 22 5 4 15 29 13 25 25 25 8 0 13 27 8 0	0 0 0 0 7 7 3 7 0 7 25 0 5 23 0	24 1 32 8 0 0 3 0 5 0 23 263 4 0 25 263

	0132		RMONIAC RSH	ASSEMBLY NOP	0F : 0	FFT1A		IM	4	0	0
	* 0133 0134		#RTN3 CALL	NOP	RETUR			IM	26 0	0	1 288
33	0135 0136	A2E1 7803	OUTER LO ADD #L1/0	#ZRO NOP	1 ALU	44 OL	20	IM	8 30	23	1
35	0137 0138 0139	28BE	TRANS SUB CALL	=NOP =TRANS =NOP	, 俳L/M , 俳L1/0 , 俳EXP2			IM	13 10 0	050	25 30 263
37 38	013A 013B	6004 5804	₩LI/MX #T2	=NOP =NOP	, MPYL				24 22	0	4
40	013C 013D 013E	30A4	TRANS MPY M1D/AD	NOP TRANS	2 , MPYL #SONM	CV		IM	13 12	050	2 4 50
42	013E 013F 0140	3404	TRANS #LI/MX	=NOP	, MPYL.	34		IM	15 13 24	05	4
44 45	* SE 0141		2PI IN I ADD		7FFF , #ZRO				8	24	23
	0142		TRANS #DPO	MDAT TRANS	1 TRANS			IM	13 17	75	1 5
	0144		CALL SIN/AC	NOP	\$DIV 48 \$	<		IM IM	0 5	00	198 48
51	0146	3879	add Comp	=#L/M ALU	,特L1/0 特L/M	1			8 14	25 3	30 25
52 53	# DO 0148		JMP	+L <m =NOP</m 	, <b>#I</b> 3			IM	1	0	331
	0149 014A		ADD #T2	=#L2/N1 =NOP	, #ZRO , ALU				22 8	27 0	23 3
57		50A5	TRANS #CNT	=#ZRO ' =TRANS	, O , TRANS	ψI3		IM	13 20	23	05
59	014D 014E 014F	7003	ADD #RTN2 RSH/MC	#ZRO NOP =NOP		TEMP SA	VE	IM	8 31 4	23 0 0	17 3 0
61	0150	329F	MPY M1D/AD	#CNT NOP	,0 #RTN2 #PI/2		00	IM	12 15	20	31
63	0152	3404	TRANS	=NOP	, MPY , 32			IM	13 5	05	4
66	0154 0155 0156	4COD	ADD #TEMP SIN	MDAT NOP =ALU	MPY SIN ,40	*ADDS P	I/2 FOR COS	IM	8 19 5	7 0 3	4 13 40
68	0157	2317	ADD		, #ZRO , SIN	FOR IN	NER LOOP	714	8 13	24 0	23 13
70 71	0159 * SE	4CAO T UP	HTEMP	=TRANS	, NOP				19	5	0
72 73 74 75 76 77	015A 015B 015C	7860 23D4 3700 2865 4063 23A3	#L1/0 ADD TRANS SUB #ALUS ADD #DP0	=ALU =#L1/0 =#L1/MX =ALU #BASE ALU	, NOP , &CNT , NOP , TRANS , ALU ALU ALU	券 <b>に</b> 1L(	DO		30 8 13 10 16 8 17	30 24 37 27 3	00050333
79	0161	2078	ADD #DP1	ALU ALU	WLI/M ALU	X			8 18	000	3 24 3

- xxvi -		

			- xxvi -						
PAGE 10 HAP	RMONIAC	ASSEMBLY	Y OF : F	FT1A					
81 0163 1A51	MADDR	=#DP1	, OPO				6	18	17
82 0164 34E7	TRANS	-MDAT	, MDAT				13	7	7
83 0165 1A32	MADDR	=#DPO	, OP1				6	17	18
84 0166 28E5	SUB	=MDAT	TRANS				10	7	5
85 0167 5463	#T1	ALU	, ALU				21	З	З
	ADD	=MDAT	TRANS				8	7	5
			, NOP				7	ŝ	
87 0169 1060	MDAT	=ALU							0
88 016A 28A7	SUB	TRANS	, MDAT				10	5	7
89 016B 4063	#ALUS	=ALU	, ALU				16	3	3
90 016C 20A7	ADD	TRANS	, MDAT				8	5	7
2 016D 1811	MADDR	NOP	#DPO				6	0	17
3 016E 3275	MPY	<b>#TEMP</b>	<b>非T</b> 1				12	19	21
4 016F 1C03	MDAT	NOP	ALU				7	0	З
5 0170 A080	ADD	MPYH	0			IM	8	4	0
6 0171 3213	MPY	WALUS	#TEMP		A REAL PROPERTY OF		12	16	19
7 0172 1A52	MADDR	<b>#DP1</b>	WDP1 A	CTS AS MPY	DELAY		6	18	18
8 0173 2083	ADD	MPYH	ALU				8	4	3
9 0174 3283	MPY	<b>韓丁1</b>	#TEMP				12	21	19
10 0175 1060	MDAT	ALU	NOP				7	3	0
11 0176 A080	ADD	MPYH	0			IM	8	4	õ
12 0177 3270	MPY	#TEMP	#ALUS				12	19	16
13 0178 3700	TRANS	=#LI/MX		CTS AS MPY	DELAV		13	24	
				icid ha hpi	DELMI				0
14 0179 2883	SUB	MPYH	ALU				10	4	3
15 017A 1CO3	MDAT	=NOP	, ALU				7	0	3
16 # END INNE			Contraction of						
17 017B 23C5	ADD	= 钟 L 1 / 0					8	30	5
18 017C 7860	参L1/0	=ALU	, NOP				30	3	0
19 *CHECK IN	VER LOOP	' STAGE							
20 017D 387B	COMP	=ALU	, #L2/N1				14	3	27
21 017E 855C	JMP	=NOP	, 补L1LOC	)		IM	1	0	348
22 017F 23D4	ADD	非上1/0	#CNT				8	30	20
23 0180 A281	ADD	=#CNT	,1			IM	8	20	1
24 0181 5063	#CNT	=ALU	ALU				20	З	3
25 *CHECK MI			0 0 000 to						Sat 713-28
26 0182 D400	SIN/AC	NOP	32	*=&IM6		IM	5	0	32
27 0183 3876	COMP	=ALU	, #T2	a de a l'hos			14	З	22
28 0184 8550	JMP	=NDP	, #LMLOC	1		IM	1	ō	336
	TRANS			,		A11	13	ŏ	30
29 0185 341E		=NOP	, %L1/0			TM			
30 0186 A0A1	ADD	=TRANS	, 1			IM	8	5	1
31 0187 7803	₩L1/0	=NOP	, ALU				30	0	3
32 0188 A861	SUB	=ALU	, 1			IM	10	З	1
33 0189 3879	COMP	=ALU	, #L/M				14	3	25
34 018A C457	JMP	=NOP	, #LOLOC	)		IM	1	0	311
35 * NOW FFT	FINISH	ED - DO I	REORDERI	NG					an and a fail
36 * DOES SOI	FTWARE P	REVERSE I	BIT REOR	IDER					a service a service of the
37 * & SCALE	DOWN BY	SORT NO	DN-O NO.	PTS.					No. Dorest
38 * (THIS I									and the second
39 0188 9320	RSH	#L/M	0			IM	4	25	0 50
395	110011					011			0 00
	ADD	RSH	#ZRO				8	12	
40 018C 2197									23
41 018D 188D	MADDR	*BASE	#BASE				6	29	29
42 018E 5863	#T2	ALU	ALU				22	3	3
43 018F 9000	MC		0	#RLOOP		IM	4	0	0
44 0190 A0CO	ADD	MIADR	0		and a strengthered	IM	8	6	0
45 0191 4463	<b>#DPO</b>	ALU	ALU	S	AV NORM		17	З	З
									19 24 24

PAGE	E 11	HA	RMONIAC	ASSEMBLY	OF : FFT1B #REVBIT 24 >= #DPO N>R->SKIP #SKIP				
			CALL	NOP	#REVBIT	IM	0	0	435
47	0193	9418	AC		24 >=	IM	5	0	
48	0194	3A71	AC COMP	#TEMP	#DPO NOR-OSKIP		14	19	17
49	0195	C468	JMP		#SKIP	IM	1		424
			EXCH OF	REV/NORM					
	0196		RSH			IM	4	7	0
	0197	0055	CALL		14 AD1 45 4 AD1	IM			277
	0198	4980	WDP1	RSH		2	18		0
		3407	TRANS				13		7
	0194	8055	CALL		MDAT #SCL2	TM	0		277
54	0198	1040	PRH	TRANS	NOP				
	0190	4803	ADP 1	NOP	NOP ALU SCLD NORM O #TEMP SET REV #SCL2 O		10	õ	3
	019D	1073	MANDO	ATEMO	ATEMD CET PEU		10	10	10
	019E	ONSS	CALL	97 1 L. 1 17	ACCIO	TM	0	0	277
	019F	0000	DCL	MBAT	W G V L SL	TM		7	
	01A0	7040	MOTHI	ALU	NOP SAVE SCLD REV 1	71.1	70	ŝ	0
		1000	3864 1 1 A Y	MLV	NOL OWAE OPEN HEAT		20	2	7
04	OINI OINI	0055	TRANS		MDAT	7 84			277
	01A2 01A3			TRANC	#SCL2				
			ROTH	TRANS	NOP		4		0
	0144			NOP			28		3
	01A5	IEDe	MDAT	WDP1	#DP1 PUT NORMS AT REV				18
	01A6		MADDR	#DPO	#DPO SET NORM ADDR		6	1/	17
	01A7	1190	MDAT	WRIN1	#RTN1 REVS TO NORMS #BASE #SKIP 1		7	28	28
	0148	5800	SOB	MIADR	#BASE #SKIP		10	6	29
	01A9	A061	ADD	ALU	1 8 POP	IM	8	3	1
	01AA	9008	ADD MC COMP JMP		8 POP #L2/N1 END? #RLOOP	IM	4	0	8
72	OIAB	387B	COMP	ALU	₩L2/N1 END?		14	З	
73	OIAC	846F	JMP AND		#RLOOP	IM	1	0	399
74	01AD	24E7	AND	MDAT	MDAT		9	7	7
75	01AE	B401	TRANS	NOP	1	IM	13		1
76	01AF	BCAA	M1D/AD	TRANS	#RDYFL2	IM			10
77	0180	9400	SIN/AC	NOP	0	IM		1.77.0-0	0
78	0181	D200	SIN/AC	NOP	96 /=, 16	IM	5	0	96
79	* 51	ATUS	LEFT REA	DY TO COL	MDAT 1 #RDYFL2 0 96 /=, I6 VT TREE SEARCH				
80	A MI	TH NU	JI EQU TE	ST ,					
	0182	041A	JMP	=NOP	#RTN3		1	0	26
82	發								
	01B3		MPY	#ZRO	#ZRO #REVBIT		12	23	23
	01B4		SUB	MIADR	#BASE		10	6	29
	0185		#TEMP	MPY	NOP		19	4	0
	0186		AC		34 LRSB TO AFLG	IM	5	0	34
	0187		RSH	ALU	NOP		4	3	0
88	0188	2024	OR	AFLG	MPYL #SWLOP		11	1	4
89	0189	8062	MPY	ALU	2	IM	12	З	2
90	O1BA	A261	ADD	#TEMP	1	IM	8	19	1
91	O1BB	4060	<b>#TEMP</b>	ALU	NOP		19	з	0
92	O1BC	3879	COMP	ALU	特L/M		14	з	25
93	01BD	C478	JMP	NOP	#SWLOP	IM	1	0	440
94	01BE	1180	RSH	RSH	NOP		4	12	0
95	01BF	22E4	ADD	#ZRO	MPYL		8	23	4
96	0100	9060	RSH	ALU	0	IM	4	3	0
	01C1		ADD	RSH	#BASE		8	12	29
	0102		JMP		RETURN		1	0	1
	01C3		#TEMP	ALU	ALU REVERSED ADDR		19	З	З

			· · · · · · · · · · · · · · · · · · ·	- xxviii -						
PAG	E 12 H	ARMONIAC	ASSEMBL	Y OF : FF	TIDA					
2	* D.P. #	NDD OF DP	0 &DP1 T	O DPO, OV	ERR					
З	01C4 9000	RSH/MC	=NOP	,0	#DPADD	IM	4	0	C	)
4	01C5 FC12	2 M1D/AD	=NOP	, #BONMSK		IM	15	0	50	)
5	01C6 24F1	AND	=MDAT	, #DPO			9	7		
6	01C7 D400	) SIN/AC	=NOP	, 32		IM	5	0	32	2
7	0108 2072	ADD	=ALU	, #DP1	ADDLO ORD		8	З		
8	01C9 24E3	AND	=MDAT1	, ALU	CLEAR SIGN		9	7	3	3
9	01CA 4403	3 쇆DPO	=NOP	, ALU	LOSUM		17	0		
10	01CB 3620	Second and the second	=#DPO	, NOP			13	17	C	)
11			=AFLG	, TRANS	ADD CARRY		8	1	5	;
12				, 32		IM	5	0	32	?
13			= #DP1	, ALU	HISUM		8	18	3	3
14			=NOP	, RETURN	RESLT DPO		1	0	1	
15		) #DPO	=ALU	, NOP			17	3	C	)
3		SPECTRU	M CALLER	8						
4										
5			=NOP	,	#PSPECT	IM	6	0	10	)
6			=NOP	, RETURN	SAVERETURN		7	0	1	
7			=NOP	, #HANN		IM	0	0	112	2
8			122	,			0	0	C	
	01D5 C053	and the second	=NOP	, #FFT		IM	0	0	307	
	01D6 0000			,			0	0	C	
	01D7 803B		=NOP	, #PWRLDG		IM	0	0	155	
	01D8 9000		NOP	0		IM	4	0	C	
	01D9 C579		NOP	#MRET		IM	1	0	505	
14			=NOP	, #PSPR		IM	6	0	10	•
15 16		ED PWR SF	FCT							
	01DB 980B		NOP	#PSSPR	#SSPECT	IM	,	~		
	01DC 1C01		NOP	RETURN	#33FEG1	TH	67	0	11	
	01DD 8171		NOP	#PSPECT		IM	ó	0		
	01DE 0000		NOT	WOFECI		114	0	0		
21		CEPSTRUM	A XEORM				0	v	0	
	01DF C053		NOP	<b>#FFT</b>		IM	0	0	307	
23				PEAK(PITCH				v		
24				BY ZEROIN						
	* HIGH T									
26	* AND PR	ODUCE SMC		PECTRUM BY	1					
27								1		
	01E0 2388			#L2/N1			8	29		
	01Ei 5863		ALU	ALU			22	3		
	01E2 BC06			#SMOOTH		IM	15	0		
	OIE3 BCE3				FOR SMOOTH	IM	15	7		
	01E4 9019		NOP		1 BOTH	IM	4	0	25	
	01E5 D408		NOP	40		IM	5	0	40	
	01E6 A2EA		#ZRO		ICING THRESHOLD	IM	8	23	10	
	01E7 5463		ALU	ALU			21	З	3	
36 48	01E8 A3BF	ADD	<b>#BASE</b>	31 ****		IM	8	29	31	SC
	01E9 187D	MADDR	ALU	#BASE			6	З	29	
	* SCAN A						ALC:	-	Nis f	
	* FOR HI									
	01EA 3440		MOAD		#ZOT		13	2	0	
	OIEB AOEC		MDAT	0		IM	8	7	õ	
						andre Tr				

PA	E 13 HAI	RMONIAC	ASSEMBLY	OF : FFTICL					
4	2 OIEC BAAB	COMP	<b>₩T1</b>	ALU >PREVIOUS	PKS?		14	21	З
4:	3 01ED 54E5	特丁1	MDAT	TRANS SKIP IF	T1 IS >		21	7	5
4	A * PITCH PI	ERIOD IN	LSP OF	T1 AT END					
4	5 O1EE 3856	COMP	MOADR	#T2 ALL DONE?			14	2	22
40	5 01EF C56A	JMP	NOP	<b>WZOT</b>		IM	1	0	490
4	7 01F0 9EE0	MDAT	<b>#ZRO</b>	0		IM	7	23	0
41	3 * DONE-PU	T PITCH	PERIOD 1	N MEM					
40	7 01F1 2AFD	SUB	#ZRO	HBASE REMOVE O	FFSET		10	23	29
5	01F2 2075	ADD	ALU	<b>\$T1</b>			8	3	21
5	1 01F3 A061	ADD	ALU	1 ADDR LAGS BY	1	IM	8	3	1
52	2 01F4 BC64	M1D/AD	ALU	<b>#PITCHP</b>		IM	15	3	4
5:	3 01F5 C053	CALL	NOP	#FFT DO SMOOTH	ER	IM	0	0	307
5	# # RESTORE	M TO SA	ME AS L						
5	5 01F6 BC02	M1D/AD		养L		IM	15	0	2
50	5 01F7 BCE3	M1D/AD	MDAT	<b>种</b> M		IM	15	7	З
5	7 01F8 980B	MADDR	NOP	#PSSPR		IM	6	0	11
51	9 01F9 B401	TRANS	NOP	1 #MRET		IM	13	0	1
5		M1D/AD	TRANS	#RDYFL2		IM	15	5	10
6	0 01FB 9400	SIN	NOP	0		IM	5	0	0
6		JMP	NOP	MDAT			1	0	7
6	2 01FD D500	SIN	NOP	96		IM	5	0	96
	WARNINGS TO								
	ERRORS TOT	the second s							

ERRURD UTAL ÷

# A System for the Analysis and Resynthesis of the Soprano Singing Voice.

#### INTRODUCTION

The electronic enhancement of vocal recordings made by the "acoustic" process has to date most usually involved some form of filtering, or, as in the case of the Soundstream Process adopted by R.C.A., compensation for postulated recording horn resonances. The inadequate musical accompaniment has typically been left intact and surface noise, turntable rumble etc., have at best been reduced but not eliminated.

This paper describes a more thorough-going noise-reduction algorithm which, under certain conditions, can take the voice alone from such early recordings and make it available to re-recording under modern conditions. It is basically an analysis/synthesis system in which FFT analysis produces consecutive power spectra from which the fundamental frequency,  $F_0$ , of the voice is continually estimated together with the changing amplitudes of its harmonics. From these two parameters the voice, and only the voice, is resynthesised. The block diagram of the system is shown in Figure 1.

Implementation has been in software on a dual processor system made up of an HP21MX computer (16-bit) and Harmoniac, a 16-bit high-speed computer designed for audio research at the Macquarie University Speech and Language Research Centre (1). Considerations of speed and accuracy have led to some complexity in the flow chart shown in Figure 1. The processes marked B, C and G are performed in Harmonia at the same time that the remainder of the algorithm is executed in the HP because the FFT and resynthesis are time-consuming on a conventional computer. There would be some advantage in performing the  $F_0$  estimation in the faster computer but limitations on the available program memory have prevented this in the initial implementation.

## SPECTRUM COLLAPSE F ESTIMATION

Time-domain (cepstral) techniques of F estimation become less accurate as




Figure 1. Block diagram of noise-reduction algorithm.

voice  $F_{o}$  increases and are not appropriate for the soprano voice in the upper part of its range. Moreover they do not work well in the presence of harmonic noise such as is provided by the old musical accompaniments.

In order to have the system cope well with all voice types a new algorithm for estimating voice  $F_0$  was designed. It has proved reliable in the presence of both surface noise and most instruments. The algorithm has some similarities with Schroeder's harmonic product method (2) and with other frequency-domain methods such as the SIFT algorithms (3) (4), but has the peculiarities of not being dependent on peaks in the spectrum and of giving effectively less weight to the upper harmonics.

For each point (IK) in the log power spectrum which exceeds in amplitude'a variable preset threshold, starting at the left, an amplitude (KINC) is added to a collapsed-spectrum store, initially all zero, at frequencies which are integral approximations to the frequency of point (IK) divided by NI, where NI = 1,2,3.... NAHMAX. NAHMAX, the maximum number of analysed harmonics, is preset for each run.

When NI = 1, the (KINC) coming from point (IK) is equal to the spectral amplitude at point (IK). As NI increases, it becomes progressively less. The same process is repeated for each point in the spectrum which exceeds the amplitude threshold so that a set of (KINC)s is accumulated in each sub-multiple frequency position. When all is done, the frequency of the point of greatest amplitude in the collapsed spectrum can serve as a first estimate of the F<sub>o</sub> of the strongest harmonic sound present. In acoustic vocal recordings this is almost always the voice.

The Fortran program relevant to this part of the spectral-collapse algorithm is shown in Appendix A, lines 329 to 393.

The accuracy of the first estimate is not great, being only +/- one point in the frequency spectrum. (With a 512-point spectrum and a 12.5 KHz sample rate, each point represents 12.5 Hz). In order to achieve greater accuracy, the original

- xxxii -

onni -Gua a X - xxxiii -

log power spectrum is searched. The frequency of the second harmonic is estimated by doubling the first  $F_0$  estimate. The largest peak in the spectrum near this frequency and within the error bounds is assumed to be the second harmonic and from its frequency a more accurate second estimate of  $F_0$  is made. Should no significant harmonic be found in the expected region, the error bounds are increased by one point before moving on from it. The process is subsequently repeated on and on up the spectrum and it is the highest number significant harmonic, N, which is ultimately used to define  $F_0$  which is calculated in floating point for good accuracy.

The Fortran listing of this part of the algorithm in in Appendix A, lines 394 to 450.

The whole process is not excessively slow but, if the number of harmonics to be analysed and the number of spectral points to be treated are made large, it can be time-consuming on a normal computer. In the initial tests on acoustic recordings of Dame Nellie Melba, the recorded material was already bandlimited to about 2.5 KHz so only 256 points of the spectrum, i.e., about 3KHz, were analysed and NAHMAX was set at 7. The  $F_0$  estimation then took about 200 msec on the HP21MX, not including FFT and power spectrum.

#### RESYNTHESIS ALGORITHM

Once  $F_0$  is known to good accuracy it is easy to take the amplitudes of each component of the voice from the linear power spectrum (stage F, fig. 1) and then to resynthesize ten milliseconds of the waveform of the voice using machine language software in the Harmoniac. The resynthesis algorithm adds up a set of sine waves, which in this case are harmonically related, at the amplitudes in question. A block diagram is given in fig. 2.




Figure 2. Block diagram of sine-wave synthesis algorithm (Harmoniac machine language)

The algorithm keeps a table of the current phases of each of the sines and, for each sample being generated, the phases are incremented by amounts which depend on the frequency of the component. Hence the frequencies of the components must be converted to phase increments before being given to the synthesis algorithm. The phase of each component is used to look up a sine table, giving the maximum amplitude of the component at that instant. This amplitude is multiplied by the overall amplitude of the component and the result is accumulated with all the other components to produce the resultant pressure wave sample. In this algorithm ten milliseconds of samples are stored in a buffer after each new set of frequencies and amplitudes are received. To avoid discontinuities in the waveform at the start of a ten millisecond interval, the new set is not used until the waveform passes through a positive zero crossing. See Appendix B.

Frequency calculations are done to thirty-one bit accuracy so there is no problem with audible frequency steps. Noise level in the generated sinewaves is approximately 65dB below peak signal level. The noise source is mainly from limitations on the number of phase steps (4096) and the number of amplitude steps in the sine table (2048 in the prototype of Harmoniac). This algorithm operates very quickly in Harmoniac machine language and is capable of producing up to ten sinusoids at a thirty microsecond sample rate in real time. It is used in the singing resynthesis in a buffered mode so that speed of execution is not important. Most of the execution time of the singing processing is spent in the pitch extraction algorithm and the FFT.

## PERFORMANCE AND DIFFICULTIES

At present the process yields good results when the accompaniment is not prominent but further work is needed to make it fully viable.

No non-harmonic components such as occur in fricatives have yet been added. They are few in early recordings in any case but it is clearly desirable that

and a start

some at least be "sketched in". No difficulty is anticipated in using a speech synthesiser for this purpose.

Apart from this, there are situations when dealing with the harmonic signal which call for special attention.

F Errors:

## Type 1 - Surface Noise

No  $F_{o}$  result is produced when the information in the log. power spectrum is below the threshold set for the spectrum-collapse algorithm. This is to avoid  $F_{o}$  errors due to surface noise, but it can leave abrupt terminations and initiations which sometimes need overriding operator intervention to make smooth.

#### Type 2 - Competing Voice

When the voice becomes lower in amplitude than the accompaniment the wrong  $F_0$  may be selected. An algorithm has been developed which is manually guided only for the first point of an  $F_0$  track and which thereafter uses the nearest large peak in the next spectral frame analysed each time until the voice stops or there is some other discontinuity. At present "starting points" for the  $F_0$  tracks are inserted as comments on the digital magnetic tape after a preliminary analysis/resynthesis precedure has been run to allow the operator to locate points of discontinuity. Type 3 - Submultiple Voice

Accompanying instruments can cause difficulties even when their level is low if they have a fairly strong component at half the pitch of the voice. In this case the pitch extractor will build up this half pitch component as as a submultiple of the true fundamental, as its structure is such that it enhances all submultiples. In the case where only one or two harmonics of the voice are present any algorithm could be forgiven for this type of error and in fact this is the condition which usually gives rise to it. Since all the correct harmonics are part of the series based on a half frequency fundamental the error is not quite as serious as others but unfortunately the creation of sudden new component at half the Previous  $F_0$  causes a discontinuity in the resynthesised waveform heard as a click.

To overcome this error the manually-guided F<sub>o</sub>-tracking algorithm described above is again used. The incidence of the error is lower when the rate of change of harmonic amplitude is limited. See "Resynthesis Errors - Type 1".

### Resynthesis Errors

## Type 1 - Surface Noise

Some of the harmonics of the voice may be close in amplitude to the surface noise level and thus become audibly modulated by the surface-noise component in the analysis. At present this effect is reduced by the use of a resynthesis threshold causing components below a predetermined level in the linear power spectrum (which feflects recording signal to noise ratio) to be set at zero amplitude.

It has been found that if the surface noise is high, momentary peaks may still breakthrough this threshold and lead to objectionable intermittent false upper harmonics. These are noticeable as a sort of "high bubbling" when the signal-tonoise ratio is only 20 or 25 dB, but can occur to some extent at all signal-to-noise ratios.

To counter them further, the rate of change of harmonic amplitude is limited. The magnitude of the limitation represents a compromise between freedom from the false harmonics and ability to duplicate the original voice accurately. In the prototype only +/- 4.5 dB change in amplitude per 10 msec frame was allowed on each harmonic unless the amplitude of the harmonic in the previous frame was zero, in which case the initial amplitude of the component was set at the level of t

### - xxxviii -

noise threshold. If all the components were zero in the previous frame, all harmonics were allowed to take the levels specified by the unmodified analysed spectrum.

#### Type 2 - Marginal Discontinuities

This is not strictly a noise, but rather the discontinuity which may occur at the end and sometimes the beginning of sounds - an abrupt passing of the noise threshold when the signal can no longer be determined reliably by the pitch extractor. It causes the sound to terminate or begin suddenly typically at about - 25 dB for the Dame Nellie Melba tests. It should be possible to extend this dynamic range considerably by the use of an  $F_0$ tracking algorithm or by manual control, but this has not yet been fully explored.

# Type 3 - Very Rapid F<sub>o</sub> Change

This is caused by rapid  $F_o$  changes which take place in a time less than the effective length of one transform analysis window, i.e. 100 msec x  $\frac{2}{3}$  msec (factor of  $\frac{2}{3}$  caused by Hanning window used). Such rapid changes broaden the spectral peaks and can cause errors in estimated  $F_o$ . Vibrato seems to be adequately well tracked but the rapid  $F_o$  changes in the onsets of some plosives like 'b' and 'd' seem sometimes to be missed, with consequent 'slurring' of the consonant. It is proposed that this problem could be reduced by using an adaptive transform length which drops to one half or one quarter of its full length during rapid pitch or amplitude changes and in silences. The present implementation uses a 12.5 KHz sample rate and 1024 point transforms with 125 point (10 msec) hop between analysis frames. Complications in software caused by over-lapping operations on different frames in the two computers have so far prevented implementation of the adaptive transform length. Resynthesis of plosives is often considered adequate as it is.

## CONCLUSION

The process described has already given very promising results and work continues on its refinement. While it cannot make intelligible a voice which is not intelligible, it has been shown able substantially to isolate and to improve the signal to noise ratio of a single voice recorded by the "acoustic" process. The cleaner the original recording the more successful the result.

The process seems likely to be of use for separating one voice from another but has not been applied as yet to this. It may also be of interest to writers of musique concrete to whom it gives the possibility to modify the discrete sound elements they assemble while in parametric form.

```
APPENDIX A
```

```
0329 C PITCH DETERMINATION FROM PWR SPECTRUM
     C USING COLLAPSED SPECTRUM METHOD
0330
0331 2000 IPKLEV = 0
            KPKS = 0
0332
0333 C COMPENSATE AMPL THRESH FOR PESCALING BEFORE FFT
     C FIND NO OF SHIFTS DONE
0334
           LTHRSH = LTHRH-IFIX((ALOG(FLOAT(MAXL))/ALOG2)*128.0 + 0.5)
0335
      C THRESH MOVES DOWN WHEN DIVISOR IS LARGE AS SIGNAL IS STRONGER
0336
0337 C IE THERE IS LESS NOISE VISIBLE IN SPECTRUM
            IF(LTHRSH.LT.1)LTHRSH = 1
0338
            DO 2010 IK = 1, NORT
0339
            RBLOCK(IK) = 0
0340
0341 2010 CONTINUE
0342 C DO SUBMULTIPLE COLLAPSE OF SPECTRUM
0343 C FIRST HALF OF SPECTRUM TO 3KHZ
      C THIS IS A TIME CONSUMING SECTION - APPROX 120 MSEC FOR 256 PTS.
0344
           DO 2025 IK = PMIN, NORT
0345
            IF(DISBUF(IK).GT. IPKLEV) IPKLEV = DISBUF(IK)
0346
           IF(DISBUF(IK). LT. LTHRSH) GO TO 2025
0347
0348
           DO 2025 NI = 1, NAHMAX
          IKL = (((IK + IK)/NI) + 1)/2
0349
            IF(DISBUF(IKL). LT. LTHRSH) GO TO 2025
0350
       IF (IKL. LT. PMIN. OR. IKL. GT. PMAX) GO TO 2025
0351
0352 C GIVE PRIMARY COMPONENT MORE PROMINENCE
0353 C-
            KINC = DISBUF(IK)/NI
0354
0355 C-
     C ADD UPPER COMPONENT TO SUBMULTIPLE
0356
     2026 RBLOCK(IKL) = RBLOCK(IKL) + KINC
0357
0358
      2025
           CONTINUE
     C HISTOGRAM OF LOG SPECTRUM SUBMULTIPLES IS FINISHED
0359
     C GET HIGHEST ENTRY IN HISTOGRAM AS 1ST PITCH ESTIMATE
0360
0361 \ 2500 \ IEST = 0
0362
            IPEST = 0
0363
            DO 2510 IK = PMIN, PMAX
0364
           IF (RBLOCK (IK). LE. IEST) GO TO 2510
0365
          IEST = RBLOCK(IK)
           IPEST = IK
0366
0367 2510 CONTINUE
0368
     C SET AS SILENCE IF CORRELATION OF SPECTRUM VERY POOR
           IF(IEST. LT. 2*LTHRSH) IPEST = 0
0369
0370
      C CHECK FOR PITCH HALVING ERROR
0371
           IPR = (IPEST*3.0 + 0.5)
0372
            IPR1 = DISBUF(IPR)
0373
           IPR2 = DISBUF(IPR + 1)
0374
           IPR3 = DISBUF(IPR-1)
          IF(IPR2.GT.IPR1)IPR1 = IPR2
0375
0376
            IF(IPR3.GT. IPR1) IPR1 = IPR3
0377
          IPESH = (IPESL + 1)/2
           IF (IPESH, EQ. IPEST, OR. IPESH+1, EQ. IPEST, OR. IPESH-1, EQ. IPEST
0378
         - 1. AND. IPR1. LT. LTHRSH+20. AND. 3*DISBUF(IPEST). LT. DISBUF(IPEST)
0379
0380
           2 IPEST = 2*IPEST
0381
          IPESL = IPEST
0382
           IPSAVE = IPEST
0383 C
0384
     C CHECK FOR EDIT PITCH CORECTION
     С
0385
0386
           IND = IAND (PITCHT (96 + NO1), 377B)
           IF (IND . GT. O) IPEST = IND
0387
```

- xli -

		APPENDIX A (continued).
0388	С	
0389	C SAVE	E VALUE IN PITCH TABLE
0390	С	그는 것은 것은 것을 가지 않는 것을 것 같아요. 그는 것은 것을 것 같아요. 가지 않는 것은 것을 것을 했다.
0391		PITCHT (48 + NO1) = IPEST
0392	C	
0393		N WE HAVE A CRUDE PITCH ESTIMATE
0394		JSE INDIVIDUAL HARMONICS FROM BOT OF SPECTRUM UP TO
0395		PROGRESSIVELY REFINE THE PITCH ESTIMATE, STARTING AT FUND.
0396		ASSUME INITIAL ESTIMATE MAY BE +OR- 1
0397	,	NHARM = 1
0398		NER = 1
0399		NSH = 0
0400		
0401	C 100	NPEST = IPEST
0402		DK AT EA HARMONIC , REFINING EST IF WE CAN FIND MATCHING PEA
0403	C 1004	NBEST = IPEST ( FOR LARGEST PEAK INSIDE RANGE OF EA HARMONIC
0404	L LUUM	WFILE(1) = 1
0405	С	VVI A Labor V A F - A
0407	6	DD 2560 LHARM = $1$ , NSHMAX
0408		IF((NPEST + NER). GE. INH) GO TO 2560
0409		NSH = NSH + 1
0410	C THE	RESHOLD ON USEFULLNESS OF UPPER HARMS RISES W HARM NO.
0411		ITHRSH = IPKLEV/NA
0412	C SE	ET UP DEFAULT FOR NPES AS ESTIMATED HARMONIC POSITION
0413	2540	NPES = NPEST
0414		LPT = 0
0415	C TRY	EA PT AROUND EXPECTED POSITION OF THE HARMONIC
0416		DO 2550 IK = (NPEST-NER), (NPEST + NER)
0417		IF(IK.LT.1) GO TO 2550
0418		IF(DISBUF(IK).LT.LPT) GO TO 2550
		LARGEST
0420		LPT = DISBUF(IK)
		IF(LPT.GT.ITHRSH) NPES = IK CONTINUE
		LGEST PK
0423		STIMATE POSITION OF NEXT HARMONIC
		SING ROUNDING
0426		NPEST = NPES + (( NPES+NPES )/ LHARM +1 ) / 2
0427	C PUT	PRESENT HARM FRQ IT TABLE FOR RESYNTH
0428		WFILE(LHARM) = NPES
0429		IF(LPT.GT.ITHRSH) GO TO 2555
0430	CNOS	SIGNIFICANT PEAK FOUND- GREATER POSS ERROR
-0431-		NER = NER + 1
0432		GO TO 2556
		PK TO REFINE NPES
0434	2555	
0435	C MAKE	E A NOTE OF BEST RELIABLE ESTIMATE SO FAR
0436		NBEST = NPES
0437	neer	NHARM = LHARM
0438	2556	NA = NA-2 IF(NA.LT.2) NA = 2
0439	2560	CONTINUE
0440		END OF ALL PEAKS , CALC F. P. PITCH
0442	2561	CONTINUE
0443	now sof tool de	PITCH = (FLOAT(NBEST)*FRESLN)/(FLOAT(NHARM))
0444		IF(PITCH, LT, PITMIN) PITCH = 0.0
0445		WRITE(1,2531)IPSAVE, IPEST, IND
0446	2531	FORMAT("CRUDEP A", I6, " B ", I6, " C ", I6)
0447	and a station of the	WRITE(1,2530)PITCH
0448	2530	FORMAT("PITCH ", F7. 2)
0449		GO TO ISUBR
0450	С	

			ADDENDTY	P						
2	# DI		APPENDIX	L'INTE	TON SVN	THESIS				
3			JIROUUII	5 OUT INT	2014 0114	THEOID				
4			UBLE PRE	CISION P	HASE AD	DITION				
5			H ACCURA							
6			MMATION :							
7	* R	JNS AS	SUBROUT	INE THAT	CALCS	NHOP				
8	* 17	rs of l	WAVEFORM	ON EA.	CALL (ST	ACKED)				
9	01CA	9008	MC		8	#SINSUM ENTRY SET	IM	4	0	8
10	OICB	9400	AC		0 IM7	SET	IM	5	0	0
11	* P(	OP THE	CNT/ADD	R PARAME	TERS					
12	**5	ET UP	TO DO "NI	HOP" SAM	PLES	S				
13	OICC	BC15	M1D/AD	NOP	#ENDRE	5	IM	15		
						PTS TO END		21	7	0
			PTR TO RE			M1				-
16	OICE	SBEO	#T2	MDAI	NUP	S #SAMLOP	-	22	-	0
			MID/AD	MTAT	WNDINE	5 #SAMLUP	IM	15	0	60
	01D0	5063	ADD	MDAI	ALLI	S	IM	20	2	119
		B4E1	TRANC	MDAT	1 TO D	VERALL AMP	TM	10	5	3
			AND	ALU	1 15 0	VERALL MAP	IM	13	2	0
		4063	MALLIC	ALU		SED FOR SAMPLE	TLI	16		3
	0105	0917	MADDR	HL.U	#PHASE	S CON DAILLE		6		119
	0106	9009	AND #ALUS MADDR MC		and the second second second second	POP M1, PUSH O				
		20E7	ADD	MDAT		DD LSPS				
	0108		MDAT	NOP	ALU	#SINLOP *		7	ò	3
		0000	NOP			WAIT ON MO PU		Ó	ō	ō
	01DA		ADD	AFLO	MDAT	WAIT ON MO PU		8	1	
		20E3	ADD	MDAT	ALU	ADD MSPS *		8	7	3
30	O1DC	1003	MDAT		ALU P	ADD MSPS * USH MSP		7	0	З
31	OIDD	A068	ADD	ALU	8 ROUN	D FOR SINE	IM	8	З	8
32	*									
			DB S/N PC							
						V&SEE OV & >=	IM	5	3	24
			AMPL OF T							
			MPY					12	7	
						UPDATE SAMPLE		8		16
	01E1		#ALUS	ALU	ALU			16		3
	01E2		COMP	MOADDR		n		14	2	
	01E3	8578		MDAT	#SINLO	NEXT LSP ADD	IM	1	7	472
41			ADD RUCTION 1			NEXT LEP ADD		8	/	7
43			CK IF ZEF			CAN				
			PARAMETER							
	01E5		COMP	#DPO		IV TO >0	IM	14	17	1
	01E6		JMP	1121 0		EXEC IF <=0 NOW	IM	1		490
	01E7		NOP		111 1000 10			ō	ō	0
	01E8		JMP		#CONTI	N EXCE IF IS >0	IM	1		500
	01E9		NOP					0	0	0
	01EA		COMP	#ALUS	0	#NEG >=TEST	IM	14	16	ō
51	01EB	C574	JMP			N #CONTI IFCO LA		1		500
52	* BL	OCK M	OVE OF CO	INTROL P	ARAMS					
53	01EC	FC1C	MID/AD		#NSINE	S	IM	15	0	60
	01ED		MADDR		#PARIN	(HOST INPUT)	IM	6	0	
	01EE		MC		24 PU	SH1, POPO	IM	4	0	24
	01EF		ADD	#ZRD	MDAT			8	23	7
	01F0		MDAT	ALU	NOP	#MOVP		7	З	0
	01F1		COMP	MOADR	#ENDP I	N	IM	14	2	118
	01F2		JMP		#MOVP		IM	1	0	496
60	01F3	22E7	ADD	#ZRO	MDAT			8	23	7

61 * (20 PARAM SETS 62 * MPY BY OVERALL								
63 01F4 3205 MPY		TRANS	#CONT I	N AMPL		12	16	5
64 01F5 A2C1 ADD	#T2	1			IM	8	22	1
65 01F6 3C83 M1D/AD	MPYH	ALU				15	4	З
66 01F7 4480 #DP0	MPYH	NOP				17	4	0
67 01FB 5863 #T2	ALU	ALU				22	3	3
68 01F9 36A3 TRANS	<b>#</b> Τ1	ALU				13	21	3
69 01FA 38A5 COMP	TRANS	TRANS	REACHED	END ?		14		5
70 01FB 856F JMP							A 1000	463
71 01FC 9009 MC		9 REST	ORE MEM	STATUS	IM		0	9
72 01FD 0401 JMP		RETURN	Contraction of the second			-	0	1
73 01FE 0000 NDP			M4 00			0	0	0
74 DATA FILE FOR MA		GINS @	M1,20					
	#NHOP							
76 0015 0900 2304								-
77 0016 0800 2048 78 * END RESULTS AF								
79 0017 0014 20	#LITTLE		- Andrew Contraction	and the second				
80 DATA FILE FOR MA	IN MEM BE	GINS @	MO, 25 P	ARAMETERS	3 INP	UT F	ILE	
81 0019 0002 2	#PARIN							
82 Q01A 07D0 2000								
83 001B 0000 0								
84 0010 0008 200								
85 001D 01F4 500								
86 *ENDS AT 118			100 M					
87 DATA FILE FOR MA		GINS @	MO, 118	RUNNING	PHAS	E TA	BLE	
88 0076 0000 0								
89 0077 0000 0								
		MSP						
91 DATA FILE FOR MA					RS W	ORKI	NG F	ILE
92 0030 0002 2				INES REQ				
93 003D 03E8 1000								
94 003E 0000 0	#PHIAMP	PHASE	NC LSP	MELLER S. S. S.				
95 003F 07D0 2000 96 0040 1388 5000	PH	ADE INC		ONENT				
97 * THREE WORDS DE				UNENI				
7/ W INKEE WURDS DE	LOCKIDE EA	CONTON	1.141	Company of the second				

#### REFERENCES

- P.M. Connor, "Harmoniac A Digital Signal Processor" S.L.R.C. Working Papers, Macquarie University, 1981.
- M.R. Schroeder, "Period Histogram and Product Spectrum: New Methods for Fundamental Frequency Measurement", JASA, Vol. 43, No.4, January, 1968.
- 3. A.M. Noll, "Pitch Determination of Human Speech by the Harmonic Product Spectrum, The Harmonic Sum Spectrum and a Maximum Likelihood Estimate," presented at the Symposium on Computer Processing in Communications, Polytechnic Institute of Brooklyn, Brooklyn, N.Y. Apr. 8 - 10, 1969.
- 4. J.D. Markel, "The Sift Algorithm for Fundamental Frequency Estimation", I.E.E.E., T.A.E., Vol. AU-20 December, 1972.
- Seneff, Stephanie, "A Real Time Harmonic Pitch Detector" I.E.E.E., T - A.S.S.P., Vol. 26, No. 4, August 1978.
- 6. R.L. Miller, "Performance Characteristics of an Experimental Harmonic Identification Pitch Extraction (Hipex) System", J.A.S.A., Vol. 47, June 1970.
- W.H. Tucker, "A Pitch Estimation Algorithm for Speech and Music" I..E.E.E., T-A.S.S.P., Vol. 26, No.6, Dec. 1978.
- T.W. Parsons, "Separation of Speech from Interfering Speech by means of Harmonic Selection", J.A.S.A., Vol. 60, No. 4, October 1976.

- x1v -

APPENDIX IV

	PA	GE 0001 FTN4 COMPILER: HP24177 (SEPT. 1974)
0001	FTN, I	
0002		SUBROUTINE HASSY
0003	С	ON FILE "HARA7"
0004	С	BY P.M. CONNOR MACQUARIE UNIV S.L.R.C.
0005	С	REVISION 7TH SEPT 1979 (WARNINGS, LAST ADDR)
0006		COMMON RFILE
0007		COMMON LLINE
0008		INTEGER RFILE(20, 100), FNUMB, COMAND, FNAME(3), HLIST(3)
0009		INTEGER HEXL(4), HEXA(4)
0010		INTEGER LLINE(80)
0011		INTEGER AFNAME(3)
0012		INTEGER HOBUN(3)
0013		INTEGER DFILE(1000), TNAME(3), DFNAME(3), CFILE(20, 100)
0014		INTEGER ERFILE(20)
0015		INTEGER SYMBT(7,100)
0016		INTEGER SCRSYM(6,17) INTEGER DEST(20), SCE1(19), SCE0(19)
0018		INTEGER ERD, ERS0, ERS1, COFIL (1000)
0019		DATA TNAME/2HHM/, OFNAME/2HHB/
0020		DATA ERFILE/2HMP, 19+0/
0021		DATA DEST/2HND, 2HJM, 2HID, 2HOD, 2HRS, 2HSI, 2HMA, 2HMD,
0022		#2HAD, 2HAN, 2HSU, 2HOR, 2HMP, 2HTR, 2HCO, 2HM1, 2HSC, 2HCA, 2HJS, 2H
0023		DATA SCE1/2HND, 2HAF, 2HMO, 2HAL, 2HMP, 2HTR, 2HM1, 2HMD,
0024		#2HZ1, 2HZ2, 2HI1, 2HI3, 2HRS, 2HZ3, 2HZ4, 2HZ5, 2HSC, 2HJS/
0025		DATA SCEO/2HND, 2HPS, 2HI2, 2HAL, 2HMP, 2HTR, 2HI4, 2HMD,
0026		#2HZ1, 2HZ2, 2HZ3, 2HS0, 2HSM, 2HSI, 2HBU, 2HRM, 2HSC, 2HRE/
0027		DATA IRCDE/10/, IBEEP/3400B/, ICON/103B/
0028		DATA HLIST/2HHL, 2HIS, 1HT/, FNAME/2HHM/
0029		DATA ICLR/15473B/
0030		DATA AFNAME/2HHM/ DATA ICON4/16078/
0031 0032		DATA HOBUN/2HHO, 2HBJ, 2H1 /
0033		ISTRT=-2
0034	20	WRITE(1,21)IBEEP, IBEEP
0035	21	FORMAT(A2, "NAME OF PROG TO BE ASSEMBLED(4KEY CH)"
0036		#A1, "_@")
0037		READ(1,22)FNAME
0038	22	FORMAT(3A2)
0039		IF(FNAME(1), EQ. 2H ) RETURN
0040		$1_{U} = 1$
0041		LI=1
0042	0.4 17	WRITE(1,845)
0043	845	FORMAT (" LIST ON VT(1), LP(6) OR NONE(0)?", "_")
0044 0045		READ(1,*)LU IF(LU.EQ.O) LU=99
0045		IF(LU. NE. 99)LI=LU
0043		WRITE(1,848)
0048	848	FORMAT("SAVE ON DISC(D) OR SEND TO HARMONIAC(H)?", "m")
0049	010	READ(1, 849)LOBJD
0050	849	FORMAT(A1)
0051	00000000000000000000000000000000000000	KZRO=0
0052		DD 100 FNUMB=0, 99
0053	90	CALL ASCII (FNUMB, AFNAME)
0054		CALL EXEC(18, AFNAME, ISECT)
0055		IF(ISECT.EQ.O)GOTO 120
0056		CALL EXEC(14, ICON, RFILE, 2000, AFNAME, 0)

	PAGE	0002 HASSY FTN4 COMPILER: HP24177 (SEPT. 1974)
0057 0058		(RFILE(1,1).EQ.0) KZRD=KZRD+1 (KZRD.GT.20) GD TD 120
0059		) 99 J=1,2
0060	IF	(RFILE(J, 1). NE. FNAME(J))GOTO 100
0061	ee.	NTINUE
0062		LIST LINE COUNT WHEN CHANGING FILES FOR READER'S CONVENIE
0063		NE=2
0064		140
		NTINUE (ITE(1,130)
0066		RMAT(/"FILE DOES NOT EXIST , TRY AGAIN"/)
0068		) TO 903
0069		(ISTRT.GE.O) GD TD 141
0070	C GENER	ATE A JUMP SYMBOL TABLE
0071		(ISTRT. GE1) GO TO 142
0072		DD=0
0073 0074		STRT=-1 SYPT=1
0074		) 3003 K=1,700
0076		(MBT(K)=1H
0077		LISE BOTH JMP &SCR SYMBOL TABLES
0078		3004 K=1,102
0079		RSYM(K)=1H
0800		SYMBED TABLE FOR CURRENT FILE
0081		UILD SYMBOL TABLE FOR CURRENT FILE
0082		TRT=20
0084		2901 K=2,100
0085		(RFILE(1, K), EQ. 0) GO TO 3001
0086		LL PULLH(K)
0087		(LLINE(1), EQ. 1H <sup>A</sup> , DR. RFILE(1, 2), EQ. 0) GD TO 3100
0088		(LLINE(1), EQ. 1H\$) GO TO 3000 NDDR WHEN WE FIND IT
0089		(LLINE(1), NE. 1H@)GOTO 3007
0091		(LLINE(2), EQ. 1HP) JSTRT=20
0092	IF	(LLINE(2), EQ. 1HM) JSTRT=6
0093		LL NUMB(LLINE, 5, IADD, ISTAT, 0, 8192)
0094		3005 J=1,40
0095		E SCANNED FOR "#" (IGNORE 1ST 20 CHS) (LLINE(J).EQ.1H*)GO TO 3000
0098		(J.LT. JSTRT) GD TD 3005
0098		(LLINE(J), NE. 1H#)GD TD 3005
0099		LABEL - STACK IT
0100	SY	(MBT(ISYPT+6)=IADD
0101		G== 0
0102		3011  JT=J+1, J+6
0103 0104		MBT(ISYPT+JS)=LLINE(JT) 3=JS+1
0104		(LLINE(JT).EQ.1H) GO TO 3012
0105		( ISYPT. LT. 700) GD TO 3011
0107		TTE (LI, 3020)
0108		RMAT("1 SYMBOL TABLE OVERFLOW HAS OCCURRED !!!!!")
0109		TD 3100
0110		DNTINUE
0111		SYPT=ISYPT+7
0112	NS	SYMB=NSYMB+1

# - xlvi -

	PAGE 0003 HASSY FTN4 COMPILER: HP24177 (SEPT. 1974)
0113	GOTO 3000
0114	3005 CONTINUE
0115	3000 IF(LLINE(1). NE. 1H@. AND. LLINE(1). NE. 1H*. AND. LLINE(1). NE.
0116	#1H\$. AND. LLINE(1). NE. O) IADD=IADD+1
0117	IF(LLINE(1), NE. 1H\$) GO TO 3001
0118	C HERE DOING HI PRIORITY SCRATCH SYMBOL LIST (MUST BE 1ST IN PRO
0119	KPRC=2
0120	DO 317 KPRC=KPRC,40 IF(LLINE(KPRC).EQ.1H#) GD TO 316
0121	GO TO 317
0123	C INSERT HI PRIORITY SCR SYM (6 CHS) IF IT'S NOT IN
0124	316 DO 381 KSCY=1, 16
0125	DD 382 JSC=1,6
0126	IF(SCRSYM(1,KSCY), EQ. 1H ) GO TO 319
0127	IF(LLINE(JSC+KPRC). NE. SCRSYM(JSC, KSCY))GD TD 381
0128	IF (SCRSYM(JSC, KSCY), EQ. 1H ) GO TO 317
0129	382 CONTINUE
0130	C GOT MATCH -LEAVE ALONE
0131 0132	GO TO 317 381 CONTINUE
0132	GD TO 384
0133	319 DO 318 KPCC=1,6
0135	SCRSYM(KPCC, KSCY)=LLINE(KPRC+KPCC)
0136	318 CONTINUE
0137	GO TO 317
0138	384 WRITE(LI, 3022)
0139	3022 FORMAT("/ PRIORITY SCRATCH TABLE OVERFLOW !")
0140	GD TD 3001
0141 0142	317 CONTINUE 3001 IF(LLINE(1), NE. 1H#) GD TD 2901
0142	C DEST IS SCRATCH SYMBOL-PUT IT IN TABLE IF NOT ALREADY THERE
0143	DO 3510 KSCY=1, 16
0145	DD 3520 JSC=1,6
0146	IF(SCRSYM(1,KSCY), EQ. 1H ) GOTO 3570
0147	IF(LLINE(JSC+1). NE. SCRSYM(JSC, KSCY)) GO TO 3510
0148	
0149	
0150	C MATCH FOUND
0151 0152	GDTD 2901 3510 CONTINUE
0152	C IF TABLE FULL & NO MATCH->ERROR
0154	WRITE(LI, 2904)
0155	2904 FORMAT("/ TOO MANY SCRATCH SYMBOLS !")
0156	GO TO 2901
	C PUTTING IN A NEW SYMBOL
0158	3570 DD 3560 JSC=1,6
0159	3560 SCRSYM(JSC, KSCY)=LLINE(JSC+1)
0160	2901 CONTINUE
0161	C FILE FINISHED - GET ANOTHER
0162	GO TO 100 C NOU EINIGUED BUILD DE EXMBDL TABLES SO
0163	C NOW FINISHED BUILD OF SYMBOL TABLES SO C GO BACK TO 1ST FILE TO ASSEMBLE ALL FILES
0165	3100 ISTRT=0
0166	GD TD 849
0167	
	C SYMB TABLE FINISHED - INITIALISE FOR ASSY

# - xlviii -

PAGE 0004 HASSY FTN4 COMPILER: HP24177 (SEPT. 1974)

0169	С	
0170	141	LFC = 1
0171		IF(RFILE(1,1).EQ.0) GO TO 903
0172		IF(ISTRT.EQ.1)GOTO 899
0173		ISTRT=1
0174	C ZER	O OUTPUT FILE
0175		DO 152 J=1,1000
0176		COFIL(J)=0
0177	ola ber kunn	OFILE(J)=0
0178	С	INSERT PROGRAM NAME IN OBJECT OUTPUT FILE
0179	150	DO 200 J=1,3
0180	200	OFILE(J)=RFILE(J,1)
0181		R IS WITHIN P MEM
0182	C SE	T UP A DEFAULT ADDR IN CASE NO ORG
0183		OFILE(5)=070000B
0184		IADD=070000B
0185		IADDR=0
0186		IKNTP=4
0187		IDAT=0
0188		KNTWD=0
0189	C D	BJ FILE INSERT PTR IS KRES
0190		KRES=6
0191		LINE=2
0192		LDEST=0
0193		LPC=1
0194		KER=0
0195		KWARN=0
0196		KLIN=1
0197		IF(LU.EQ. 99) GO TO 899
0198		WRITE(LU, 890)LPC, (RFILE(JK, 1), JK=1, 20)
0199		IF(ISTAT.GT.O)WRITE(LU,602)
0200	602	FORMAT("START ADDR IS OUT OF RANGE (0-8192)")
0201	890	FORMAT("1 PAGE ", I3 " HARMONIAC ASSEMBLY OF : "
0202		2, 20A2/, " LINE ADDR MEM. SOURCE CODE ",
0203		3" #LABELS(JMP) *CMTS DECODED OBJECT"/)
0204	С	
0205	С	
0206	C ON	LY 1ST LINE (NAME OF PROG) IS IGNORED DURING ASSEMBL'
0207	C	ASSEMBLY START
0208	899	DO 1000 J=2,100
0209	C OBJ	BUILD LOOP
0210		ERD=0
0211		ERSO=0
0212		ER51=0
0213		LWARN=0
0214		KIM=0
0215		ISCRP=0
0216		CALL PULLH(J)
0217		IF(LLINE(1), EQ. 1H\$) GO TO 793
0218	C CHE	CK IF IT'S AN EMPTY END OF FILE - SKIP THRU
0219	315	IF(RFILE(1, J). EQ. 0) GO TO 1000
0220		IF(LLINE(1), EQ. 1H^) GO TO 695
0221		IF(LLINE(1), EQ. 1H*) GO TO 793
	C CUE	CK FOR NEW ORG
0222	C CHE	Set 5.5 4 Novi 9.5 E Theory W. Sect 5.5 Set
0223	U UNE	IF(LLINE(1), EQ. 1HQ) GO TO 988

	PAGE 0005 HASSY FTN4 COMPILER: HP24177 (SEPT. 1974)
0225	IF(IDAT.EG.1HD) GO TO 981
the state was too	C NOW START ON PROGRAM ASSEMBLY C RESET DEFAULT DRG INDIC AS WE ARE ABOUT TO DO SOME PROGRAM
0228	KORGI=O
	C (CAN NO LONGER OVERWRITE DEFAULT
	C C DO DEST FIRST( CHECK IF SYMBOLIC SCRATCH)
0535	C
0233	IF(LLINE(1), NE. 1H#) GO TO 358
0234	C DEST IS SCR SYMBOL-CHECK IF ALREADY IN SCRSYM-PUT IN IF NOT((O DO 351 KSCY=1,16
0236	DO 352 JSC=1,6
0237 0238	IF(SCRSYM(1,KSCY).EQ.1H) GOTO 357 IF(LLINE(JSC+1).NE.SCRSYM(JSC,KSCY)) GO TO 351
0239	IF (SCRSYM(JSC, KSCY), EQ. 1H ) GD TD 353
	352 CONTINUE
	C MATCH FOUND 353 KDAD=KSCY-1
0243	GO TO 354
	351 CONTINUE C IF TABLE FULL & NO MATCH->ERROR
0245	ERD=4
0247	KDAD=0
0248	C PUTTING IN A NEW SYMBOL
	357 DO 356 JSC=1,6
	356 SCRSYM(JSC, KSCY)=LLINE(JSC+1)
0252 0253	GD TO 353 C NORMAL "OP2 DESTINATION PROCESSING FOLLOWS
	358 DD 300 KDAD =1,20
0255	IF(RFILE(1, J). EQ. DEST(KDAD)) GOTO 320 300 CONTINUE
0256	IF(RFILE(1, J). NE. 2HMC) GD TD 2800
0258	KDAD=5
0259 0260	QDTD 320 2800 IF(RFILE(1, J). NE. 2HAC) GD TD 2801
0261	KDAD=6
0262	GD TD 320
0263 0264	2801 CONTINUE IF(RFILE(1, J). NE. 2HGO) GO TO 301
0265	KDAD=2
0266	GO TO 320 201 KDAD-1
	301 KDAD=1 302 ERD=1
0269	320 KDAD=KDAD-1
0270	IF(KDAD.EG.16) GD TO 350 IF(KDAD.EG.17)KDAD=0
0272	IF(KDAD, EQ. 18)KDAD=0
0273	IF (KDAD. NE. 19) GO TO 303
0274 0275	KDAD=0 KDA=0
0276	KS1AD=0
0277	KS1=0
0278 0279	KSOAD=0 KSO=0
0280	GD TD 600

PAGE 0006 HASSY FTN4 COMPILER: HP24177 (SEPT. 1974)

0281 303 CONTINUE 0282 GD TO 360 CALL PULLH(J) 0283 350 C SCRATCH DEST PROCESS 0284 0285 CALL NUMB(LLINE, 4, KDAD, ERD, 0, 15) 0286 354 ISCRP=1 0287 KDAD=KDAD+16 0288 C NOW CHECK FOR FORBIDDEN SEQUENCE OF DESTS IF(RFILE(1, J). EQ. LDEST) ERD=2 0289 360 0290 LDEST=0 0291 DO 370 KERP=1, 20 0292 IF(RFILE(1, J), EQ, ERFILE(KERP))LDEST=ERFILE(KERP) 0293 370 CONTINUE 0294 C C NOW DO SOURCE ONE 0295 0296 C 0297 KDA=KDAD 0298 C CHECK FOR SYMBOLIC SCR SOURCE 1 0299 IF(LLINE(9), NE. 1H#) GD TO 458 C IT IS SYMBOLIC SCR, FIND IT & REPLACE WITH ADDR 0300 0301 DO 451 KSCY=1,17 0302 DO 452 JSC=1,6 IF(LLINE(9+JSC). NE. SCRSYM(JSC, KSCY)) GO TO 451 0303 0304 IF(SCRSYM(JSC, KSCY), EQ. 1H ) GO TO 453 452 CONTINUE 0305 0306 C MATCH 453 KS1AD =KSCY-1 0307 8060 **GOTO 454** 0309 451 CONTINUE 0310 ERS1=5 0311 KS1AD=0 GO TO 454 0312 0313 458 DO 400 KS1AD=1, 18 0314 IF(RFILE(5, J), EQ. SCE1(KS1AD)) GO TO 420 0315 400 CONTINUE IF(RFILE(5, J), NE. 2H ) GD TD 401 0316 KS1AD=0 0317 GO TO 460 0318 401 KS1AD = 10319 402 ERS1 = 10320 0321 420 KS1AD=KS1AD-1 IF (KS1AD. EQ. 16) GO TO 450 0322 0323 IF(KS1AD. EQ. 17) KS1AD=1 0324 **GOTO 460** 450 CALL NUMB (LLINE, 12, KS1AD, ERS1, 0, 15) 0325 454 KS1AD=KS1AD+16 0326 0327 IF(ISCRP. NE. 0)ERS1=99 0328 C LATER DO SOURCE ONE ERROR CHECK 0329 C 0330 C NOW SOURCE ZERO 0331 C 0332 460 KS1=KS1AD IF(RFILE(9, J), EQ. 2H ) GO TO 533 0333 IF(LLINE(17), GE. 1HO. AND. LLINE(17), LE. 1H9) GO TO 544 0334 IF(LLINE(17), NE. 1H#) GO TO 558 0335 0336 C SYMBOLIC SCE ZERO

- 1 -

	이는 사람은 것이 가슴을 가지 않는 것이 같아. 나는 것이 많은 것이 같아. 나는 것이 않아. 나는 것이 같아. 나는 것이 않아. 나는 것이 같아. 나는 것이 않 않 ? 것이 같아. 나는 것이 않 ? 것이 않아. 나는 것이 ?
	PAGE 0007 HASSY FTN4 COMPILER: HP24177 (SEPT. 1974)
PL PL 201 100	
0337	C CHECK IF IT IS JMP SYMBOL OR SCR SYMBOL
0338	IADI=0
0339	IF (KDAD, EQ. 1, AND, KS1AD, EQ. 0) GO TO 4000
0340	IF (KDAD. EQ. O. AND. KSIAD. EQ. 0)GO TO 4000
0341	C SEE IF IT'S MEM ADDR 1ST GD TD 3990
0343	4070 DD 551 KSCY =1,17
0344	DD 552 JSC=1,6
0345	IF(LLINE(17+JSC). NE. SCRSYM(JSC, KSCY))GD TD 551
0346	IF (SCRSYM(JSC, KSCY), EQ. 1H ) GO TO 553
0347	552 CONTINUE
0348	C MATCH
0349	553 KSOAD=KSCY-1
0350	GO TO 554
0351	551 CONTINUE
0352	C NO SYMBOL WAS FOUND -ERROR
0353	KSOAD=1
0354	ERSO=3
0355	GO TO 520
0356	C SET UP IMMEDIATE JUMP TO LOCATION GIVEN IN JMP SYMBOL TABLE(0-
0357 0358	C OR MEM ADDR LABEL FIND 3990 IADI=1
0358	4000 DD 4001 KSCY=1, NSYMB
0360	DD 4010 JSC=1,6
0361	IF(LLINE(17+JSC), NE. SYMBT(JSC, KSCY)) GD TD 4001
0362	IF (SYMBT (JSC, KSCY), EQ. 1H ) GO TO 4011
0363	4010 CONTINUE
0364	C GOT FULL MATCH
0365	4011 KSOAD=SYMBT(7, KSCY)
0366	IF (KSOAD. LT. O. DR. KSOAD. GT. 2047) ERSO=101
0367	KSO=KSOAD
0368	IF(IADI.EQ.1) GO TO 545
0369	GD TD 4060
0370	4001 CONTINUE
0371 0372	C NO SYMBOL WAS FOUND TO MATCH - POSSIBLY A SCR SYMB -TRY GO TO 4070
0373	C NORMAL SCR O OPERATION SCAN
0373	558 DD 500 KSOAD=1, 18
0375	IF(RFILE(9, J). EQ. SCEO(KSOAD)) GD TD 520
0376	500 CONTINUE
0377	501 KSOAD=1
0378	502 ERS0=1
0379	520 KSOAD=KSOAD-1
0380	IF (KSOAD. EQ. 16) GOTO 550
0381	IF (KSOAD. EQ. 17)KSOAD=1
0382	KSO=KSOAD
0383	GD TD 600
0384	C SET SCEO =SCE1 IF NO SCEO SPECIFIED
0385	533 KSOAD=KSIAD
0386 0387	KSO=KSOAD GD TD 600
0388	C NUMERIC SOURCE ZERO INDICATES IMMEDIATE MODE
0389	544 CALL NUMB (LLINE, 17, KSOAD, ERSO, 0, 2047)
0390	KSO=KSOAD
0391	IF(ISCRP. NE. 0)ERSO=97
0392	C CHECK IF IT'S AN IM JMP->ND SCE 1 AT ALL

- li -

PAGE 0008 HASSY FTN4 COMPILER: HP24177 (SEPT. 1974) 0393 C USE SCE1 BITS 0, 1, 2, 4 TO GIVE 11 FOR JMPS 0394 C IF (KDAD, NE. 1, AND, KDAD, NE. 0)GO TO 545 0395 C IT'S A JMP (OR JSUBR) SO INSERT EXTRA IMMED BITS 0396 C BIT 7 : 0397 KT=IAND(KSOAD, 000200B) 0398 4060 0399 KSOAD=KSOAD-KT 0400 KT=KT/128 KS1AD=IOR(KS1AD, KT) 0401 0402 C BIT 8 : 0403 KT=IAND(KSOAD, 000400B) 0404 KSOAD=KSOAD-KT 0405 KT=KT/128 0406 KS1AD=IOR(KS1AD, KT) 0407 BIT 9 : С 0408 KT=IAND(KSOAD, 001000B) 0409 KSOAD=KSOAD-KT 0410 KT=KT/128 0411 KS1AD=IOR(KS1AD, KT) 0412 C BIT 10 : 0413 KT=IAND(KSOAD, 002000B) 0414 KSOAD=KSOAD-KT 0415 KT=KT/64 0416 KS1AD=IOR(KS1AD, KT) GO TO 589 0417 545 0418 CONTINUE 0419 THERE WAS A CHECK HERE FOR 7 BIT IMMED INDICATOR CHAR -REMO C IF(KS1AD. GT. 23) LWARN=24 0420 0421 IF (KS1AD, GT. 7. AND, KS1AD, LT. 16) LWARN =15 0422 IF (KSOAD, GT. 127) ERS0=127 0423 C REMOVE BIT 6 FROM SCE 0 0424 589 KT=IAND(KSOAD, 000100B) 0425 KSOAD=KSOAD-KT 0426 KT=KT/8 0427 C TO BIT 3 IN SCE 1 0428 KS1AD=IOR(KS1AD, KT) 0429 C CANNOT USE BIT 4 OF DEST DURING IM 0430 555 CONTINUE 0431 IF (KDAD. GT. 15) ERD=6 0432 KT=IAND(KSOAD, 000040B) 0433 KSOAD=KSOAD-KT 0434 KT = KT/2INSERT BIT 5 SCE O IN DEST BIT 4 0435 C 0436 KDAD=IOR(KDAD, KT) 0437 KIM=100000B GO TO 600 0438 THIS IS FOR SCRATCH RAM O 0439 C 0440 550 CALL NUMB (LLINE, 20, KSOAD, ERSO, 0, 15) 0441 554 KSOAD=KSOAD+16 0442 KSO=KSOAD IF(ISCRP. NE. 0)ERS0=99 0443 0444 600 KS1AD1=KS1AD#32 0445 KSOAD1=IOR(KSOAD, KS1AD1)

0446

0447

0448

KDAD1=KDAD+1024

KSOAD1=IOR(KSOAD1, KDAD1)

KSOAD1=IOR(KSOAD1,KIM)

- lii -

## - liii -

0449 C 0450 C INSERT ASSEMBLED OBJECT WORD IN DUTPUT FILE 0451 C 0452 OFILE(KRES)=KSOAD1 0453 IF(ERD.NE.O.DR.ERSO.NE.O.DR.ERSI.NE.O)KER=KER+1 0454 IF(ERD.NE.O. DR.ERSO.NE.O.DR.ERSI.NE.O)KER=KER+1 0455 IF(END.NE.O) KWARN=KWARN+1 0456 793 CONTINUE 0457 IF(LU.EG.99) GD TO 630 0458 IM=2H 0450 IF(KLIN.LT.55) GD TO 630 0459 IF(KLIN.LT.55) GD TO 630 0461 LFC=LC+1 0460 IF(KLIN.LT.55) GD TO 630 0462 WRITE(LU.890)LPC, (RFILE(JK,1), JK=1,3) 0463 KLIN=1 0464 630 IF(LLIN.(1).NE.1H*, AND.LLINE(1).NE.1H*) GO TO 620 0456 627 IF(LU.EG.99) GD TO 640 0466 WRITE(LU.999) GD TO 640 0466 GD TO 640 0467 GD CALL DHEX(KSOAD1,HEXL) 0470 CALL DHEX(KSOAD1,HEXL) 0471 IF(LU.EG.99) GD TO 631 0472 IF(IDAT.EG.1HD) GD TO 631 0473 WRITE(LU,80,99) GD TO 631 0473 WRITE(LU,80,99) GD TO 631 0474 **HEXL(1).HEXL(2).HEXA(1).HEXA(2).HEXA(3).HEXA(4). 0475 IF(IE(JK,3).JK=1,20).IM. 0476 2 KDA.KSI.KSO 0477 895 FORMAT(X,IS, ",4A1, ",4A1," ",21A2.14.14.14.4,"_") 0478 JF(ECM.NE.O.R.ERSO.NE.O.CR.ERSI.NE.0) GDTD 920 0479 IF(END.NE.O.WRITE(LU.2910)LWARN 0476 920 FORMAT(*,SURTE(LU.690)LDARN 0477 B95 FORMAT(*,SURTE(LU.690)LDARN 0478 9210 FORMAT(*) SURTE(LU.690)LDARN 0479 B95 FORMAT(*) SURTE(LU.690)LDARN 0479 S92 FORMAT(*) SURTE(LU.690)LDARN 0479 S92 FORMAT(*) SURTE(LU.690)LDARN 0479 S92 FORMAT(*) SURTE(LU.690)LDARN 0479 S92 FORMAT(*) SURTE(LU.690)ERD 0479 KNTWDEKNTWD 0479 S92 FORMAT(*) SURTE(LU.690)ERD 0479 KNTWD		
0451 C 0452 DFILE(KRES)=KSOAD1 0453 KRES=KRES+1 0454 IF(ERD.NE.0.0R.ERSO.NE.0.0R.ERS1.NE.0)KER=KER+1 0455 IF(LLMARN.NE.0) KWARN=KWARN+1 0455 VICU.EQ.000000B) IM=2HIM 0457 JF(LU.EQ.99) QD TO 630 0458 IM=2H 0459 IF(KIM.EQ.100000B) IM=2HIM 0460 IF(KLIN.LT.S5) QD TO 630 0461 LPC=LPC+1 0462 WRITE(LU.B90)LPC,(RFILE(JK,1),JK=1,3) 0463 KLIN=1 0464 630 IF(LLINE(1).NE.1H*, AND.LLINE(1).NE.1H*) GD TO 620 0465 627 IF(LU.EQ.99) QD TO 640 0466 G20 IF(KLIN.LT.S5) ", 2002) 0468 G0TO 640 0466 G20 OF LOHEX(KSOAD1,HEXL) 0470 CALL DHEX(KSOAD1,HEXL) 0470 CALL DHEX(KSOAD1,HEXL) 0471 IF(LU.EQ.99) QD TO 631 0473 WRITE(LU,B95)LINE,HEXA(1),HEXA(2),HEXA(3),HEXA(4), 0474 WHEXL(1),HEXL(2),HEXL(3),HEXA(2),HEXA(3),HEXA(4), 0475 I.(RFILE(JK,J),JK=1,20),IM. 0476 QC CALL DHEX(KSOAD1,HEXL) 0477 BF FORMAT(X,IS, ", 4A1, ", 4A1," ",21A2,I4,I4,I4,"_") 0478 IF(ERD.NE.0.0R.ERSO.NE.0.0R.ERSI.NE.0.0 GDTD 920 0479 IF(EMARN.NE.0.0WRITE(LU,2910)LWARN 0480 2910 FORMAT(" SUURCE DNE WARNING(IM6 REGD) !",I3) 0478 IF(ERD.NE.0.0WRITE(LU,690)IADDR 0482 6900 FORMAT(" ") 0483 WRITE(LU,B98) 0484 B98 FORMAT(" SOURCE DNE WARNING(IM6 REGD) !",I3) 0485 G0 TO 921 0486 920 IF(ERD.NE.0.0WRITE(LU,690)IADDR 0487 691 FORMAT(" SOURCE DNE ERROR ! ",I3) 0488 G0 TO 921 0489 692 FORMAT(" SOURCE ZERD ERROR ! ",I3) 0499 IF(ERD.NE.0.0WRITE(LU,692)ERS1 0499 692 FORMAT(" SOURCE ZERD ERROR ! ",I3) 0499 F	0449	-
0453       OFILE(KRES)=KSOAD1         0453       IF(ERD.NE.0. DR.ERSO.NE.O.DR.ERSI.NE.O)KER=KER+1         0454       IF(ERD.NE.0.DR.ERSO.NE.O.DR.ERSI.NE.O)KER=KER+1         0455       IF(LUARN.NE.O) KWARN=KWARN+1         0456       73       CONTINUE         0457       IF(LU.EQ.97) QD TD 630         0458       IM=2H         0454       H=2H         0464       LPC=LPC+1         0464       630       IF(LLINE(1).NE.TH*, AND.LLINE(1).NE.1H*) GD TD 620         0464       630       IF(LLINE(1).NE.TH*, AND.LLINE(1).NE.1H*) GD TD 620         0464       630       IF(LU.B0,97) GD TD 640         0466       GDTD 640       GOTO 640         0471       IF(LU.B0,97) GD TD 631         0472       IF(IDAT.EQ.1HD) GD TD 631         0473       WRITE(LU,B090)LNE,HEXA(1).HEXA(2),HEXA(3),HEXA(4),         0474       *HEXL(1).HEXL(2),HEXL(3),HEXA(2),HEXA(3),HEXA(4),         0475       IF(IDAT.EQ.1HD) GD TD 631         0476       QAKSI.KSO         0477       WRITE(LU,B090)LNE,HEXA(1),HEXA(2),HEXA(3),HEXA(4),         0474       *HEXL(1).HEXL(2),HEXL(3),HEXA(2),HEXA(3),HEXA(4),         0475       IF(IED,NE.O.ORE.ESO.NE.O.OR.ERSI.NE.O) GDTD 920         0477       IF(IED,NE.O.ONE.ESO.NE.O.ORESILE(U,B0) <td></td> <td></td>		
0453       RRES=KRES+1         0454       IF(ERD.NE.0.OR.ERSO.NE.O.DR.ERS1.NE.0)KER=KER+1         0455       IF(END.NE.0.) KWARN=KWARN+1         0455       IF(LU.EQ.99) QD TD 630         0457       IF(LU.EQ.99) QD TD 630         0458       IM=2H         0459       IF(KIN.E.5) GD TD 630         0461       LPC=LPC+1         0462       WRITE(LU.B99)LPC, (RFILE(JK, 1), JK=1, 3)         0463       KLIN=1         0464       GOT IF(LLINE(I).NE.1H*AND.LLINE(I).NE.1H*) GD TD 620         0465       G27         0466       WRITE(LU.B999) QD TD 640         0466       WRITE(LU.B999) QD TD 640         0466       GOTD 640         0467       B94         0470       CALL DHEX(K30ADI,HEXL)         0471       IF(LU.EQ.99) QD TD 631         0472       IF(IDAT.EG.1HD) GD TD 631         0473       WRITE(LU,B95)LINE,HEXA(1),HEXA(2),HEXA(3),HEXA(4),         0474       *HEXL(1),HEXL(2),HEXA(1),HEXA(2),HEXA(3),HEXA(4),         0475       IF(REG.NK.0),JK=1,20,JMH         0476       2 KDA,KSI,KS0         0477       B95         0478       IF(CEQ.NC.0),RESO.NE.0.DR.ERSI.NE.0) GDTD 920         0479       IF(CERD.NE.0)WRITE(LU,690)IADR </td <td></td> <td>-</td>		-
0454       IF (ERD. NE. 0. OR. ERSO. NE. O. OR. ERS1. NE. 0)KER=KER+1         0455       IF (LWARN.NE. 0) KWARN=KWARN+1         0456       TF (LU.EQ. 99) GD TD 630         0457       IF (LU.EQ. 99) GD TD 630         0458       IM=2H         0459       IF (KIN.E. 0.100000B) IM=2HIM         0460       IF (KLIN.LT.55) GD TD 630         0461       LPC=LPC+1         0462       WRITE (LU.B090)LPC. (RFILE (JK.1), JK=1, 3)         0464       630         0465       627         0466       WRITE (LU.B090)LPC. (RFILE (JK.J), JK=1, 20)         0465       620         0466       WRITE (LU.B0.99) GD TD 640         0467       IF (LEUK EQ.99) GD TD 621         0468       GOTD 640         0471       IF (LU.EQ.99) GD TD 631         0472       IF (IDAT.EG. 1HD) GD TD 631         0473       WRITE (LU, 995)LINE.HEXA(13), HEXA(2), HEXA(3), HEXA(4),         0474       *HEXL(1), HEXL(2), HEXL(3), HEXA(2), HEXA(3), HEXA(4),         0475       I.KED.NE.O. OR. ERSO.NE. O. OR. ERSI.NE. 0) GD TD 920         0477       IF (ELG.NE.O. OR. ERSO.NE. O. OR ERSI.NE. 0) GD TD 920         0478       PSF FORMAT(*, 15, " , 441, " , 441, " , 21A2, I4, I4, I4, " , 17         0479       IF (ELG.NE.O. ORE ERSO.NE. O. OR ERSI.NE	Contraction of the Contraction of the	
0455       IF(LWARN.NE. 0) KWARN=KWARN+1         0456       793       CONTINUE         0457       IF(LU.EG. 99) GD TD 630         0458       IM=2H         0460       IF(KLIN.LT.55) GD TD 630         0441       LPC=LPC+1         0442       WRITE(LU.B090)LPC, (RFILE(JK, 1), JK=1, 3)         0443       KLIN=1         0444       630       IF(LLINE(1)TNE.TH*, AND.LLINE(1).NE.1H*) GD TD 620         0445       627       IF(LUE(0.97) GD TD 640         0445       GTD 640       GTD 640         0446       GOTD 640       GTD 640         0445       GTD 640       GTD 640         0446       GOTD 640       GTD 640         0446       GTD 640       GTL 640         0447       FFORMAT(X, 15, " ", 20A2)       GTA 640         0470       CALL DHEX(KSOADI,HEXL)       GTA 640         0471       IF(LU.EG. 79) GD TD 7921       GTA(1DAT, EG.1HD2, GTD 631         0473       WRITE(LU, 975)LINE, HEXL(1), HEXL(2), HEXA(2), HEXA(3), HEXA(4),         0474       *HEXL(1), HEXL(2), HEXL(3), HEXL(2), HEXA(3), HEXA(4),         0475       I, (RFLEC)K, J, J, K=1, 2D), IM.         0476       2 KDA, KS1, KS0         0477       BF FORMAT(K, S, ", *4A1, " , *A1,		
0456 793 CONTINUE 0457 IF (LU.EQ.99) GO TO 630 0458 IM=2H 0459 IF (KIM.EQ.100000B) IM=2HIM 0460 IF (KIM.EQ.155) GO TO 630 0461 LPC=LPC+1 0462 WRITE (LU.B90)LPC, (RFILE (JK, 1), JK=1, 3) 0463 KLIN=1 0464 630 IF (LLINE (1).NE.1H*, AND.LLINE (1).NE.1H*) GO TO 620 0465 627 IF (LU.EQ.99) GO TO 1640 0466 WRITE (LU,B994)LINE, (RFILE (JK, J), JK=1,20) 0467 894 FORMAT(X,I5," ",20A2) 0468 GOTO 640 0459 620 CALL DHEX (KSOAD1, HEXL) 0470 CALL DHEX (KSOAD1, HEXL) 0470 CALL DHEX (KSOAD1, HEXL) 0471 IF (LU.EQ.99) GO TO 921 0472 IF (IDAT.EQ.1HD) GO TO 631 0473 WRITE (LU,B99 OO TO 921 0474 *HEXL (1), HEXL (2), HEXL(3), HEXL(4) 0475 I, (RFILE (JK,J), JK=1,20), IM. 0476 2 KDA,KS1,KS0 0477 895 FORMAT(X,I5,",441,",441,",21A2, I4, I4, I4,"_") 0478 IF (ERD.NE.0 OR. ERSO NE.0. OR. ERSI.NE.0) GD TO 920 0479 IF (CLWARN NE. OWRITE (LU, 2910)LWARN 0480 2910 FORMAT(" SOURCE ONE WARNING (IM6 REGD) !", I3) 0481 IF (ELD. B98) 0484 898 FORMAT(" ", I5,"_") 0485 GO TO 921 0486 920 IF (ERD.NE.0)WRITE (LU, 691)ERD 0487 691 FORMAT(" SOURCE ONE ERGOR ! ", I3) 0488 WRITE (LU,B98) 0484 998 FORMAT(" SOURCE DNE ERGOR ! ", I3) 0489 692 FORMAT(" SOURCE DNE ERGOR ! ", I3) 0480 IF (ERSI.NE.0)WRITE (LU, 693)ERS0 0471 673 FORMAT(" SOURCE DNE ERGOR ! ", I3) 0480 IF (ERSI.NE.0)WRITE (LU, 693)ERS0 0491 673 FORMAT(" SOURCE DNE ERGOR ! ", I3) 0480 OF IE (IMNTP)=KNTWD 0497 KNTMD=KNTWD 0497 KNTMD=KNTWD 0497 KNTMD=KNTWD 0498 IF (KRES.GE. 1000) CD TD 913 0499 IF (KRES.GE. 1000) CD TD 913 0490 IF (KRES.GE. 1000) CD TD 913 0497 IOU CONTINUE 0500 C OO CONTINUE 0500 GO TO 100 0502 B91 FORMAT(X.14, " ERRORS TOTAL") 0503 655 CONTINUE		
0437       IF(LU.EQ.99) GD TD 630         0438       IM=2H         0440       IF(KLIM.EG.100000B) IM=2HIM         0440       IF(KLIN.LT.55) GD TD 630         0461       LPC=LPC+1         0462       WRITE(LU.890)LPC, (RFILE(JK, 1), JK=1, 3)         0463       KLIN=1         0464       630         0465       627         1F(LLINE(1).NE.TH*, AND.LLINE(1).NE.1H*) GD TD 620         0465       627         0466       WRITE(LU,890)LPC, (RFILE(JK,J), JK=1,20)         0467       60 TD 640         0468       GDTD 640         0469       CALL DHEX(KSOAD1,HEXL)         0470       CALL DHEX(KSOAD1,HEXL)         0477       IF(IDAT.EG.1HD) GD TD 631         0473       WRITE(LU,895)LINE,HEXA(1),HEXA(2),HEXA(2),HEXA(3),HEXA(4),         0474       *HEXL(1),HEXL(2),HEXL(3),HEXL(4)         0475       I, (RFILE(JK,J),J,JK=1,20),IM         0476       2 KDA,KSI.KSO         0477       BF FORMAT(",IS," ",4A1," ",4A1," ",2IA2,I4,I4,I4,","_")         0478       IF(END.NE.O.OR.ERSO.NE.O.DR.ERSI.NE.O) GDTD 720         0479       IF(LUARN,NE O.DWRITE(LU,670)LWARN         0480       200       FORMAT(" SOURCE ONE WARNING(IM6 REGD) !",I3)         0481		
0438       IM=2H         0459       IF(KLIM.EG.100000B) IM=2HIM         0460       IF(KLIN.LT.55) GD TD 630         0461       LPC=LPC+1         0462       WRITE(LU,890)LPC, (RFILE(JK,1), JK=1,3)         0464       630       IF(LLINE(1).NE.TH*, AND.LLINE(1).NE.1H*) GD TD 620         0465       627       IF(LU.EQ.99) GD TO 640         0466       WRITE(LU,894)LINE, (RFILE(JK,J), JK=1,20)         0467       694       FORMAT(X.I5," ",20A2)         0468       GOTO 640         0470       CALL OHEX(KSOADI,HEXL)         0471       IF(LU.EQ.97) GD TD 921         0472       IF(IDAT.EQ.1HD) GD TD 631         0473       WRITE(LU,97)LINE.HEXA(1),HEXA(2),HEXA(3),HEXA(4),         0474       *HEXL(1),HEXL(2),HEXL(3),HEXL(4)         0475       J. (RFILE(JK,J),JK=1,20).IM.         0476       Z KDA.KSJ.KSO         0477       975       FORMAT(X.IS."         0478       IF(ERD.NE.O.RESO.NE.O.DR.EGINE.O.) GDTD 920         0479       IF(LUARN.NE.O)WRITE(LU,670) IADR         0480       2910       FORMAT(" SOURCE ONE WARNING(IMA REGD) !",I3)         0481       IF(LU.EQ.6)WRITE(LU,670)IADR         0482       6900       FORMAT(" SOURCE CARE REARCR !",I3)         048		
0459       IF(KIM.EG.100000B) IM=2HIM         0460       IF(KLIN.LT.55) GD TD 630         0461       LPC=LPC+1         0462       WRITE(LU,890)LPC, (RFILE(JK,1), JK=1,3)         0463       KLIN=1         0464       630       IF(LLINE(I).NE.TH*, AND.LLINE(1).NE.1H*) GD TD 620         0465       627       IF(LLINE(I).NE.TH*, AND.LLINE(1).NE.1H*) GD TD 620         0466       WRITE(LU,897) GD TD 640         0467       620       CALL OHEX(KSOAD1,HEXL)         0468       GDTD 640         0469       620       CALL OHEX(KSOAD1,HEXL)         0470       CALL OHEX(KSOAD1,HEXL)         0471       IF(LU.EG.97) GD TD 621         0472       IF(IDAT.EG.IND) GD TD 631         0473       WRITE(LU,895)LINE,HEXA(1),HEXL(2),HEXA(3),HEXA(4),         0474       *HEXL(1),HEXL(2),HEXL(3),HEXL(4)         0475       2 KDA,KSI.KSO         0476       2 KDA,KSI.KSO         0477       BF ERMAT(X,I5," ",4A1," ",4A1," ",21A2,I4,I4,I4,","_")         0478       IF(END.NE.O. OR.ERSO.NE. 0.0R.ERSI.NE.0) GDTD 920         0479       IF(END.NE.O.WRITE(LU,690)IADDR         0480       2910       FORMAT(" ",I5," _")         0481       B78       FORMAT(" " SOURCE ONE WARNING(MAR REGD) !",I3)		
0460       IF(KLIN.LT.35) GD TD 630         0461       LPC=LPC+1         0462       WRITE(LU.B90)LPC, (RFILE(JK, 1), JK=1, 3)         0463       KLIN=1         0464       630       IF(LLINE(1).NE.1H*, AND.LLINE(1).NE.1H*) GD TD 620         0465       620       IF(LU.EQ.99) GD TD 640         0466       WRITE(LU,B94)LINE; (RFILE(JK, J), JK=1, 20)         0467       60TD 640         0468       GOTD 640         0469       620         0471       IF(LU.EQ.99) GD TD 621         0477       IF(IDAT.EQ.1HD) GD TD 631         0473       WRITE(LU,895)LINE, HEXA(1), HEXA(2), HEXA(3), HEXA(4),         0474       *HEXL(1),HEXL(2), HEXA(1), HEXA(2), HEXA(3), HEXA(4),         0475       J. (RFILE(JK,J),JK=1,20), IM.         0476       27 EDRMAT(X, I5, " ,4A1," ,4A1," ,2IA2, I4, I4, I4, "_")         0477       BF(ERD.NE.0, OR.ERSO.NE.0, OR.ERSI.NE.0) GDTD 920         0478       IF(ENARN.NE, O)WRITE(LU,291)LHARN         0480       2910       FORMAT(" SOURCE ONE WARNING(IM6 REGD) !", I3)         0481       IF(ERSI.NE.0)WRITE(LU,691)ERD         0482       690       FORMAT(" "SOURCE ONE ERROR ! ", I3)         0483       WRITE(LU,898)         0484       692       FORMAT(" SOURCE ONE ERROR ! ", I	A Second s	
0461 LPC=LPC+1 0462 WRITE(LU, B90)LPC, (RFILE(JK, 1), JK=1, 3) 0463 KLIN=1 0464 630 IF(LLINE(1) NE. 1H#. AND.LLINE(1).NE. 1H#) GD TD 620 0465 627 IF(LU.EG. 99) GD TD 640 0466 WRITE(LU, 994)LINE, (RFILE(JK, J), JK=1, 20) 0467 994 FDRMAT(X, I5, " ", 20A2) 0468 GDTD 640 0469 620 CALL DHEX(KSOADI.HEXL) 0470 CALL DHEX(KSOADI.HEXL) 0470 CALL DHEX(KSOADI.HEXL) 0471 IF(LU.EG. 99) GD TD 921 0472 IF(IDAT.EG. 1HD) GD TD 631 0473 WRITE(LU, 995)LINE, HEXA(1).HEXA(2), HEXA(3), HEXA(4), 0474 *HEXL(1), HEXL(2), HEXL(3), HEXA(2), HEXA(3), HEXA(4), 0475 1, (RFILE(JK, J), JK=1, 20), IM. 0476 2 KDA, KSI, KSO 0477 875 FORMAT(X, I5. " ', 4A1, " ', 4A1, " ', 21A2, I4, I4, I4, "_"') 0478 IF(ERD.NE.0.OR.ERSO.NE.0.OR.ERSI.NE.0) GDTD 920 0479 IF(LWARN.NE.0)WRITE(LU, 2910)LWARN 0480 2910 FORMAT(" SOURCE ONE WARNING(IMA REGD) !", I3) 0481 IF(LU.EG.6)WRITE(LU, 6900)IADDR 0482 6900 FORMAT(" ") 0485 GD TO 921 0486 920 IF(ERD.NE.0)WRITE(LU, 691)ERD 0487 691 FORMAT(" SOURCE ONE ERROR ! ", I3) 0488 098 FORMAT(" SOURCE ONE ERROR ! ", I3) 0489 IF(ERSI.NE.0)WRITE(LU, 693)ERS0 0489 692 FORMAT(" SOURCE ZERD ERROR ! ", I3) 0491 OF IF(ERSO.NE.0)WRITE(LU, 693)ERS0 0492 921 CONTINUE 0493 KNTWD=KNTWD+1 0495 022 JADDR=IADDR+1 0494 05 ILE(IKNTP)=KNTWD 0495 922 JADDR=IADDR+1 0496 40 LINE=LINE+1 0497 KLIN=KLINE+1 0498 IF(KRES.GE.1000) GD TD 913 0499 1000 CONTINUE 0500 C 00 GET ANDTHER FILE OF SAME NAME 0501 GO TO 100 0502 891 FORMAT(X, I4, " ERRORS TOTAL") 0503 695 CONTINUE		
0462       WRITE(LU, 870)LPC, (RFILE(JK, 1), JK=1, 3)         0463       KLIN=1         0464       630       IF(LLINE(1):NE.TH*: AND.LLINE(1).NE.TH*) GO TO 620         0465       627       IF(LU, EG. 97) GO TO 640         0464       WRITE(LU, 879) GO TO 640         0465       627       IF(LU.EG. 97) GO TO 640         0468       GOTO 640         0468       GOTO 640         0464       GOTO 640         0470       CALL OHEX(KSOADI.HEXL)         0471       IF(LU.EG. 97) GO TO 921         0472       IF(IDAT.EG.THD) GO TO 631         0473       WRITE(LU, 975)LINE.HEXA(1).HEXA(2),HEXA(3),HEXA(4),         0474       *HEXL(1).HEXL(2),HEXL(3).HEXL(4)         0475       I, (RFILE(JK,J),JK=1,20).TM.         0476       2 KDA,KST,KSO         0477       S95       FORMAT(X, IS." ",441," ",21A2,I4,I4,I4,"_"")         0478       IF(ERD.NE.O.GR.ERSO.NE.O.GR.ERSI.NE.O.GOTO 920         0479       IF(LWARN.NE.O)WRITE(LU,6900)IADDR         0480       2910       FORMAT(" SOURCE ONE WARNING(IM6 REGD) !",I3)         0481       IF(ERSI.NE.O)WRITE(LU,691)ERD         0482       690       FORMAT(" DESTINATION ERROR ! ",I3)         0483       MRITE(EUSUREC ONE ERROR ! ",I3) <t< td=""><td></td><td></td></t<>		
0463       KLIN=1         0464       630       IF(LLINE(1).NE.1H*, AND.LLINE(1).NE.1H*) GO TO 620         0465       627       IF(LU.EG, 97) GO TO 640         0466       WRITE(LU, 894)LINE, (RFILE(JK, J), JK=1, 20)         0467       894       FORMAT(X, I5, " ", 20A2)         0468       GOTO 640         0469       620       CALL OHEX(KSOAD1, HEXL)         0470       CALL OHEX(IADDR, HEXA)         0471       IF(LU.EG, 97) GO TO 631         0472       IF(IDAT.EG.1HD) GO TO 631         0473       WRITE(LU, 895)LINE, HEXA(1), HEXA(2), HEXA(3), HEXA(4),         0474       *HEXL(1), HEXL(2), HEXL(3), HEXA(2), HEXA(3), HEXA(4),         0475       1, (RFILE(JK, J), JK=1, 20), IM.         0476       2 KDA, KS1, KS0         0477       IF(ERD.NE.0 OR.ERSO.NE.0. DR.ERS1.NE.0) GDTO 920         0479       IF(LWARN.NE.0)WRITE(LU, 2910)LWARN         0480       2910       FORMAT(" SURCE ONE WARNING(IM6 REGD) !", I3)         0481       IF(LU.EG. 6) ARITE(LU, 692)IADDR         0482       6900       FORMAT(" ")         0483       WRITE(LU.898)         0484       691       FORMAT(" SOURCE ONE ERROR ! ", I3)         0485       GO TO 921         0486       692       FO		
0464 630 IF (LLINE(1), NE. 1H*, AND. LLINE(1). NE. 1H*) GD TD 620 0465 627 IF (LU. EG. 97) GD TD 640 WRITE (LU, B94) LINE, (RFILE(JK, J), JK=1, 20) 0467 894 FORMAT(X, I5, " , 20A2) 0468 GDTD 640 0469 620 CALL OHEX(KSOAD1, HEXL) 0470 CALL OHEX(KSOAD1, HEXL) 0471 IF (LU. EG. 97) GD TD 921 0472 VARTE(LU, 895) LINE, HEXA(1), HEXA(2), HEXA(3), HEXA(4), 0473 WRITE(LU, 895) LINE, HEXA(1), HEXA(2), HEXA(3), HEXA(4), 0474 *HEXL(1), HEXL(2), HEXL(3), HEXL(4) 0475 2 KDA, KS1, KSO 0477 875 FORMAT(X, I5, " , 4A1, " , 4A1, " , 21A2, I4, I4, I4, "_") 0476 JF (LUEAD, NE. 0) OR JETSO, NE. 0, OR ERSI, NE. 0) GDTD 920 0479 IF (LWARN, NE. 0) WRITE(LU, 2910) LWARN 0480 2910 FORMAT(" SOURCE ONE WARNING(IM6 REGD) !", I3) 0481 IF (LU, EG. 0) WRITE(LU, 6910) LWARN 0482 6900 FORMAT(" ") 0483 WRITE(LU, 898) 0484 898 FORMAT(" ") 0485 GD TO 921 0486 920 IF (ERD, NE. 0) WRITE(LU, 692) ERS1 0487 691 FORMAT(" SOURCE ONE ERROR ! ", I3) 0488 IF (ERS1, NE. 0) WRITE(LU, 692) ERS1 0489 692 FORMAT(" SOURCE ZERO ERROR ! ", I3) 0490 IF (ERS0, NE. 0) WRITE(LU, 692) ERS1 0490 692 FORMAT(" SOURCE ZERO ERROR ! ", I3) 0493 WRITE(END, NE. 0) WRITE(LU, 692) ERS1 0490 692 FORMAT(" SOURCE ZERO ERROR ! ", I3) 0493 (KITMD=KITWD+1 0493 (KINTD=KITWD+1 0494 OF ILE(IKNTP)=KNTWD 0495 722 JADDR=IADDR+1 0496 (40 LINE=LINE+1 0497 (KLIN=KLIN+1 0498 IF (KRES, GE, 1000) GD TD 913 0499 (C OD TINUE 0500 C OD TINUE 0500 C OD TINUE 0501 GD TO 701 0503 695 CONTINUE		
0465 627 IF(LU.EQ.99) GD TD 640 0466 WRITE(LU.B94)LINE, (RFILE(JK, J), JK=1, 20) 0467 694 FORMAT(X, IS, " ", 20A2) 0468 GDTO 640 0469 620 CALL DHEX(KSOADI, HEXL) 0470 CALL DHEX(KSOADI, HEXL) 0471 IF(LU.EQ.99) GD TD 921 0472 IF(IDAT.EQ.1HD) GD TD 631 0473 WRITE(LU,B95)LINE, HEXA(1), HEXA(2), HEXA(3), HEXA(4), 0474 *HEXL(1), HEXL(2), HEXL(3), HEXL(4) 0475 1, (RFILE(JK, J), JK=1, 20), IM, 0476 2 KDA, KS1,KSO 0477 895 FORMAT(X, IS, " ', 4A1, " ', 4A1, " ', 21A2, I4, I4, I4, "_") 0478 IF(ERD, NE.0, OR, ERSO, NE.0, OR, ERS1, NE.0) GDTD 920 0479 IF(LWARN, NE.0)WRITE(LU,2910)LWARN 0480 2910 FORMAT(" SOURCE ONE WARNING(IMA REGD) !", I3) 0481 IF(LU.EQ.6)WRITE(LU,690)IADDR 0482 6900 FORMAT(" ") 0485 GD TO 921 0486 920 IF(ERD, NE.0)WRITE(LU,691)ERD 0487 691 FORMAT(" DESTINATION ERROR ! ", I3) 0488 IF(ERS1, NE.0)WRITE(LU,692)ERS1 0489 692 FORMAT(" SOURCE ZERO ERROR ! ", I3) 0490 IF(ERS0, NE. 0)WRITE(LU,693)ERS0 0491 693 FORMAT(" SOURCE ZERO ERROR ! ", I3) 0492 921 CONTINUE 0493 KNTWD=KNTWD 0495 922 JADDR=IADDR+1 0494 OFILE(IKNTP)=KNTWD 0495 00 CONTINUE 0496 01 IF(KRS.GE, 1000) GD TD 913 0497 KLIN=KLIN+1 0498 IF(KRS.GE, 1000) GD TD 913 0499 07 IO00 CONTINUE 0500 C GO GET ANOTHER FILE OF SAME NAME 0501 GO TO 100 0502 891 FORMAT(X, I4, " ERRORS TOTAL") 0503 695 CONTINUE		
0466       WRITE(LU, 094)LINE, (RFILE(JK, J), JK=1, 20)         0468       GOTO 640         0468       GOTO 640         0469       620 CALL DHEX(KSOADI, HEXL)         0470       CALL DHEX(KSOADI, HEXL)         0471       IF(LU.EQ.99) GO TO 921         0472       IF(IDAT.EQ.1HD) GO TO 631         0473       WRITE(LU, 095)LINE, HEXA(1), HEXA(2), HEXA(3), HEXA(4),         0474       *HEXL(1), HEXL(2), HEXL(3), HEXL(4)         0475       1, (RFILE(JK, J), JK=1, 20), IM.         0476       2 KDA, KS1, KSO         0477       875         FORMAT(X, IS, " ", 4A1, " ", 4A1," ", 21A2, I4, I4, I4, "_")         0478       IF(ERD.NE. 0, OR. ERSO. NE. 0, OR. ERS1. NE. 0) GOTO 920         0479       IF(LWARN. NE. O)WRITE(LU, 2710)LWARN         0480       2910       FORMAT(" SOURCE ONE WARNING(IM6 REGD) !", I3)         0481       IF(ERD.NE. 0)WRITE(LU, 690)IADR         0482       6900       FORMAT(" ", I5," ")         0483       WRITE(LU, 898)       WRITE(LU, 690)IADR         0484       898       FORMAT(" DESTINATION ERROR ! ", I3)         0485       692       IF(ERS). NE. 0)WRITE(LU, 693)ERSO         0486       692       FORMAT(" SOURCE ZERO ERROR ! ", I3)         0486       693		
0467 894 FORMAT(X, I5, " , 20A2) 0468 GOTO 640 0469 620 CALL OHEX(KSOADI, HEXL) 0471 IF(LU, EQ. 97) 60 TO 921 0472 IF(IDAT.EQ. 1HD) 60 TO 631 0473 WRITE(LU, 875)LINE, HEXA(1), HEXA(2), HEXA(3), HEXA(4), 0474 #HEXL(1), HEXL(2), HEXL(3), HEXL(4) 0475 1, (RFILE(JK, J), JK=1, 20), IM, 0476 2 KDA, KS1, KSO 0477 895 FORMAT(X, I5, " , 4A1, " , 4A1, " , 21A2, I4, I4, I4, "_") 0478 IF(ERD.NE. 0. OR. ERSO. NE. 0. OR. ERS1. NE. 0) GDTD 920 0479 IF(END.NE. 0. OR. ERSO. NE. 0. OR. ERS1. NE. 0) GDTD 920 0479 IF(END.NE. 0. OR. ERSO. NE. 0. OR. ERS1. NE. 0) GDTD 920 0480 2910 FORMAT(" SDURCE ONE WARNING(IM6 REGD) !", I3) 0481 IF(LU, EQ. 6) WRITE(LU, 2910)LWARN 0482 6900 FORMAT(" ", 15, "_") 0483 WRITE(LU, 898) 0484 898 FORMAT(" ") 0485 GO TO 921 0486 920 IF(ERD. NE. 0)WRITE(LU, 691)ERD 0487 691 FORMAT(" DESTINATION ERROR ! ", I3) 0488 IF(ERS1. NE. 0)WRITE(LU, 693)ERS0 0491 OF(ERS1. NE. 0)WRITE(LU, 693)ERS0 0491 0F(ERS0. NE. 0)WRITE(LU, 693)ERS0 0492 921 CONTINUE 0493 KNTWD=KNTWD+1 0495 922 JADDR=IADDR+1 0496 VF(KRES. GE. 1000) GD TD 913 0497 NLIN=KLIN+1 0498 IF(KRES. GE. 1000) GD TD 913 0499 OC ONTINUE 0500 C GD GET ANDTHER FILE OF SAME NAME 0501 GO TO 100 0502 891 FORMAT(X, I4, " ERRORS TOTAL") 0503 695 CDNTINUE		
0468       GOTD 640         0469       620       CALL DHEX(KSOAD1, HEXL)         0470       CALL DHEX(IADDR, HEXA)         0471       IF(LU.EG. 97) GO TD 921         0472       IF(IDAT.EG.1HD) GO TD 631         0473       WRITE(LU.895)LINE, HEXA(1), HEXA(2), HEXA(3), HEXA(4),         0474       **HEXL(1), HEXL(2), HEXL(3), HEXL(4)         0475       1, (RFILE(JK, J), JK=1, 20), IM,         0476       2 KDA, KS1.KSO         0477       B95       FORMAT(X.IS, ", 4A1, ", 4A1, ", 21A2, I4, I4, I4, "_")         0478       IF(ERD.NE.O. OR.ERSO.NE.O. DR.ERS1.NE.O) GDTD 920         0479       IF(LWARN.NE.O)WRITE(LU.2910)LWARN         0480       2910       FORMAT(" SOURCE ONE WARNING(IM6 REGD) !", I3)         0481       IF(LU.60.6)WRITE(LU,690)IADDR         0482       6900       FORMAT(" '')         0483       WRITE(LU.898)         0484       698       FORMAT(" '')         0485       GO TO 921         0486       720       IF(ERSD.NE.O)WRITE(LU,691)ERD         0486       691       FORMAT(" SOURCE ONE ERROR ! ", I3)         0489       692       FORMAT(" SOURCE ONE ERROR ! ", I3)         0489       692       FORMAT(" SOURCE ZERO ERROR ! ", I3)         0489 <td></td> <td></td>		
0469 620 CALL DHEX(KSOAD1, HEXL) 0470 CALL DHEX(IADDR, HEXA) 0471 IF(LU.EQ. 99) GO TO 921 0472 IF(IDAT.EQ. 1HD) GO TO 631 0473 WRITE(LU.895)LINE, HEXA(1), HEXA(2), HEXA(3), HEXA(4), 0474 *HEXL(1), HEXL(2), HEXL(3), HEXL(2), HEXA(3), HEXA(4), 0475 2 KDA, KS1; KSO 0477 B75 FORMAT(X, I5, ", 4A1, ", 4A1," , 21A2, I4, I4, I4, "_") 0478 IF(ERD.NE.O.OR.ERSO.NE.O.OR.ERS1.NE.O) GDTO 920 0479 IF(LWARN.NE.O)WRITE(LU,2910)LWARN 0480 2910 FORMAT(" SOURCE ONE WARNING(IM6 REGD) !", I3) 0481 IF(LU.EQ.6)WRITE(LU,6900)IADDR 0482 6900 FORMAT(" ", I5,"_") 0483 WRITE(LU.898) 0484 B98 FORMAT(" ") 0485 GO TO 921 0486 920 IF(ERD.NE.O)WRITE(LU,691)ERD 0487 691 FORMAT(" SOURCE ONE ERROR ! ", I3) 0488 IF(ERSI.NE.O)WRITE(LU,692)ERS1 0489 052 FORMAT(" SOURCE ONE ERROR ! ", I3) 0490 IF(ERSO.NE.O)WRITE(LU,693)ERS0 0491 693 FORMAT(" SOURCE ZERO ERROR ! ", I3) 0492 921 CONTINUE 0493 KNTWD=KNTWD 0493 KNTWD=KNTWD 0493 KNTWD=KNTWD 0494 07 ILE(IKNTP)=KNTWD 0495 922 JADDR=IADDR+1 0496 400 LINE=LINE+1 0497 KLIN=KLIN+1 0498 IF(KRES.GE.1000) GO TO 913 0499 000 CONTINUE 0499 1000 CONTINUE 0500 C GO GET ANOTHER FILE OF SAME NAME 0501 GO TO 100 0502 691 FORMAT(X, I4, " ERRORS TOTAL") 0503 695 CONTINUE		
0470       CALL DHEX(IADDR, HEXA)         0471       IF(U.EG.99) GD TD 921         0472       IF(IDAT.EQ.1HD) GD TD 631         0473       WRITE(LU.895)LINE, HEXA(1), HEXA(2), HEXA(3), HEXA(4),         0474       *HEXL(1), HEXL(2), HEXL(3), HEXL(4)         0475       1, (RFILE(JK, J), JK=1, 20), IM.         0476       2 KDA, KS1, KS0         0477       B95       FORMAT(X, I5, ", 4A1, ", 4A1, ", 21A2, I4, I4, I4, "_")         0478       IF(ERD.NE.0.OR.ERSO.NE.O.OR.ERSI.NE.O) GDTD 920         0479       IF(LWARN.NE.O)WRITE(LU, 2910)LWARN         0480       2910       FORMAT(" SOURCE ONE WARNING(IM6 REGD) !", I3)         0481       IF(LU.EG.6)WRITE(LU, 6900)IADDR       0482         0482       6900       FORMAT(" ", 15, "_")         0483       WRITE(LU, 898)       0484         0484       698       FORMAT(" DESTINATION ERROR ! ", I3)         0485       GD TO 921         0486       691       FORMAT(" SOURCE ONE ERROR ! ", I3)         0487       691       FORMAT(" SOURCE ZERO ERROR ! ", I3)         0489       692       FORMAT(" SOURCE ZERO ERROR ! ", I3)         0494       OFILE(IKNTP)=KNTWD         0495       722       IADDR=IADDR+1         0494       OFILE(IKNTP)=KNTW		
0471 IF(LU.EQ.99) GO TO 921 0472 IF(IDAT.EQ.1HD) GO TO 631 0473 WRITE(LU,895)LINE,HEXA(1),HEXA(2),HEXA(3),HEXA(4), 0474 #HEXL(1),HEXL(2),HEXL(3),HEXL(4) 0475 1,(RFILE(JK,J),JK=1,20),IM, 0476 2 KDA,KS1,KSO 0477 B75 FORMAT(X,I5, ",4A1," ",4A1," ",21A2,I4,I4,I4,"_") 0478 IF(ERD.NE.O.OR.ERSO.NE.O.OR.ERS1.NE.O) GOTO 920 0479 IF(LWARN.NE.O)WRITE(LU,2910)LWARN 0480 2910 FORMAT(" SOURCE ONE WARNING(IM6 REGD) !",I3) 0481 IF(LU.EQ.6)WRITE(LU,6900)IADDR 0482 6900 FORMAT(" ",I5,"_") 0483 WRITE(LU,898) 0484 B98 FORMAT(" ") 0485 GO TO 921 0486 920 IF(ERD.NE.O)WRITE(LU,691)ERD 0487 691 FORMAT(" DESTINATION ERROR ! ",I3) 0488 IF(ERS1.NE.O)WRITE(LU,692)ERS1 0489 692 FORMAT(" SOURCE DE ERROR ! ",I3) 0490 IF(ERS0.NE.O)WRITE(LU,693)ERS0 0491 693 FORMAT(" SOURCE ZERO ERROR ! ",I3) 0492 921 CONTINUE 0493 KNTWD=KNTWD+1 0494 OF ILE(IXNTP)=KNTWD 0495 922 IADDR=IADDR+1 0496 640 LINE=LINE+1 0497 KLINEKLIN+1 0498 IF(KRES.GE.1000) GO TO 913 0499 1000 CONTINUE 0500 C GO GET ANOTHER FILE OF SAME NAME 0501 GO TO 100 0502 B91 FORMAT(X,I4," ERRORS TOTAL") 0503 695 CONTINUE		
0472       IF(IDAT.EQ.1HD) QO TO 631         0473       WRITE(LU, 895)LINE, HEXA(1), HEXA(2), HEXA(3), HEXA(4),         0474       *HEXL(1), HEXL(2), HEXL(3), HEXL(4)         0475       1, (RFILE(JK, J), JK=1, 20), IM.         0476       2 KDA, KS1, KS0         0477       895       FDRMAT(X, I5, " ", 4A1, " ", 4A1, " ", 21A2, I4, I4, I4, "_")         0478       IF(ED, NE. 0, OR, ERSO, NE. 0, OR, ERS1, NE. 0) GDTD 920         0479       IF(EMARN, NE. 0) WRITE(LU, 2910)LWARN         0480       2910       FDRMAT(" SOURCE ONE WARNING(IM6 REGD) !", I3)         0481       IF(LU, EG, 6)WRITE(LU, 6900) IADDR         0482       6900       FDRMAT(" ", I5, " ")         0483       G90       FDRMAT(" ")         0484       698       FDRMAT(" ")         0485       GO TO 921         0486       920       IF(ERS1, NE, 0)WRITE(LU, 691)ERD         0487       691       FORMAT(" SOURCE DRE ERROR ! ", I3)         0488       IF(ERS1, NE, 0)WRITE(LU, 692)ERS1         0489       692       FORMAT(" SOURCE ZERO ERROR ! ", I3)         0489       693       FORMAT(" SOURCE ZERO ERROR ! ", I3)         0494       0FILE(IKNTP)=KNTWD       0493         0495       922       IADDR=IADDR+1         04		
0473       WRITE(LU, 895)LINE, HEXA(1), HEXA(2), HEXA(3), HEXA(4),         0474       *HEXL(1), HEXL(2), HEXL(3), HEXL(4)         0475       1, (RFILE(JK, J), JK=1, 20), IM,         0476       2 KDA, KS1, KSO         0477       895       FORMAT(X, I5, ", 4A1, ", 4A1, ", 21A2, I4, I4, I4, "_")         0478       IF(ERD, NE. 0, OR, ERSO, NE. 0, OR, ERS1, NE. 0) GDTD 920         0479       IF(LWARN, NE. 0) WRITE(LU, 2910) LWARN         0480       2910       FORMAT(" SOURCE ONE WARNING(IMG REGD) !", I3)         0481       IF(LU, EG, 6) WRITE(LU, 6900) IADDR         0482       6900       FORMAT(" ", 15, "_ ")         0483       WRITE(LU, 898)         0484       898       FORMAT(" ")         0485       GD TO 921         0486       920       IF(ERD, NE. 0) WRITE(LU, 691)ERD         0486       920       IF(ERS1, NE. 0) WRITE(LU, 692)ERS1         0489       IF(ERS1, NE. 0) WRITE(LU, 693)ERS0         0490       IF(ERS0, NE. 0) WRITE(LU, 693)ERS0         0491       693       FORMAT(" SOURCE ZERD ERROR ! ", I3)         0492       921       CONTINUE         0493       KNTWDEKNTWD         0494       OFILE(IKNTP)=KNTWD         0495       922       JADDR=IADDR+1		
0474 *HEXL(1), HEXL(2), HEXL(3), HEXL(4) 0475 1, (RFILE(JK, J), JK=1, 20), IM, 0476 2 KDA, KS1, KS0 0477 875 FORMAT(X, I5, " ', 4A1, " ', 4A1, " ', 21A2, I4, I4, I4, "_") 0478 IF (ERD, NE. 0. OR. ERS0. NE. 0. OR. ERS1. NE. 0) GDT0 720 0479 IF (LWARN. NE. 0) WRITE(LU, 2910) LWARN 0480 2910 FORMAT(" SOURCE ONE WARNING(IM6 REGD) !", I3) 0481 IF (LU. EQ. 6) WRITE(LU, 6900) IADDR 0482 6900 FORMAT(" ", I5, "_") 0483 GD T0 721 0485 GD T0 721 0486 920 IF (ERD. NE. 0) WRITE(LU, 691) ERD 0486 920 IF (ERD. NE. 0) WRITE(LU, 692) ERS1 0489 692 FORMAT(" DESTINATION ERROR ! ", I3) 0489 IF (ERS1. NE. 0) WRITE(LU, 693) ERS0 0490 IF (ERS0. NE. 0) WRITE(LU, 693) ERS0 0491 693 FORMAT(" SOURCE ONE ERROR ! ", I3) 0492 921 CONTINUE 0493 VNTWD=KNTWD+1 0494 OF ILE(IKNTP)=KNTWD 0495 722 JADDR=IADDR+1 0496 440 LINE=LINE+1 0497 KLIN=LINE+1 0497 1000 CONTINUE 0499 1F (KRES. GE. 1000) GD TD 913 0499 1000 CONTINUE 0500 C GD GET ANDTHER FILE OF SAME NAME 0501 GD T0 100 0502 891 FORMAT(X, I4, " ERRORS TDTAL") 0503 695 CONTINUE		
0475 1, (RFILE(JK, J), JK=1, 20), IM. 0476 2 KDA, KSI, KSO 0477 97 FORMAT(X, I5, " ", 4A1, " ", 4A1, " ", 21A2, I4, I4, I4, "_") 0478 IF(ERD.NE. 0. OR. ERSO. NE. 0. OR. ERS1. NE. 0) GDTD 920 0479 IF(LWARN.NE. 0)WRITE(LU, 2910)LWARN 0480 2910 FORMAT(" SOURCE ONE WARNING(IM6 REGD) !", I3) 0481 IF(LU. EG. 6)WRITE(LU, 6900)IADDR 0482 6900 FORMAT(" ", I5, "_") 0483 WRITE(LU. 898) 0484 898 FORMAT(" ") 0485 GD TO 921 0486 920 IF(ERD.NE. 0)WRITE(LU, 691)ERD 0487 691 FORMAT(" DESTINATION ERROR ! ", I3) 0488 IF(ERS1.NE. 0)WRITE(LU, 692)ERS1 0489 692 FORMAT(" SOURCE ONE ERROR ! ", I3) 0490 IF(ERS0.NE. 0)WRITE(LU, 693)ERS0 0491 693 FORMAT(" SOURCE ZERO ERROR ! ", I3) 0492 921 CONTINUE 0493 KNTWD=KNTWD 0495 922 IADDR=1ADDR+1 0496 640 LINE=LINE+1 0496 IF(KRES. GE. 1000) GO TO 913 0497 1000 CONTINUE 0500 C GD GET ANDTHER FILE OF SAME NAME 0501 GO TO 100		
0476       2 KDA, KS1, KS0         0477       895       FDRMAT(X, I5, " ", 4A1, " ", 4A1, " ", 21A2, I4, I4, I4, "_")         0478       IF(ERD. NE. 0. DR. ERS0. NE. 0. DR. ERS1. NE. 0) GDTD 920         0479       IF(LWARN. NE. 0) WRITE(LU, 2910) LWARN         0480       2910       FORMAT(" SOURCE ONE WARNING(IM6 REGD) !", I3)         0481       IF(LU.EQ. 6) WRITE(LU, 6900) IADDR         0482       6900       FORMAT(" ", I5, "_")         0483       WRITE(LU, 898)         0484       898       FORMAT(" ")         0485       GD TO 921         0486       920       IF(ERD. NE. 0) WRITE(LU, 691) ERD         0486       691       FORMAT(" DESTINATION ERROR ! ", I3)         0487       691       FORMAT(" SOURCE ONE ERROR ! ", I3)         0488       IF(ERS1. NE. 0) WRITE(LU, 693) ERS0         0489       692       FORMAT(" SOURCE ZERO ERROR ! ", I3)         0490       IF(ERS0. NE. 0) WRITE(LU, 693) ERS0         0491       693       FORMAT(" SOURCE ZERO ERROR ! ", I3)         0492       921       CONTINUE         0493       KNTWD=KNTWD       1494         0494       DFILE(IKNTP)=KNTWD       1494         0495       FQ2       JADDR=IADDR+1         0496		
0477       895       FDRMAT(X, I5, " ", 4A1, " ", 4A1, " ", 21A2, I4, I4, I4, "_")         0478       IF(ERD. NE. 0. OR. ERSO. NE. 0. DR. ERS1. NE. 0) GDTD 920         0477       IF(LWARN. NE. 0)WRITE(LU, 2910)LWARN         0480       2910       FDRMAT(" SOURCE ONE WARNING(IM6 REGD) !", I3)         0481       IF(LU.EG. 6)WRITE(LU, 6900)IADDR         0482       6900       FDRMAT(" ", I5, "_ ")         0483       WRITE(LU, 898)         0484       898       FDRMAT(" ")         0485       GD TD 921         0486       920         0487       691         0488       IF(ERD. NE. 0)WRITE(LU, 691)ERD         0486       920         0487       691         0488       IF(ERS1. NE. 0)WRITE(LU, 692)ERS1         0489       692         0489       IF(ERS1. NE. 0)WRITE(LU, 693)ERS0         0490       IF(ERS0. NE. 0)WRITE(LU, 693)ERS0         0491       693         0492       CONTINUE         0493       KNTWD=KNTWD+1         0494       OF ILE(IKNTP)=KNTWD         0495       922       JADDR=IADDR+1         0496       IN (KERS. GE. 1000) GO TO 913         0497       IOO       CONTINUE		
0478       IF(ERD. NE. 0. OR. ERSO. NE. O. OR. ERS1. NE. 0) GDTD 920         0479       IF(LWARN. NE. 0)WRITE(LU, 2910)LWARN         0480       2910       FORMAT(" SOURCE ONE WARNING(IM6 REGD) !", I3)         0481       IF(LU. EQ. 6)WRITE(LU, 6900)IADDR         0482       6900       FORMAT(" ", I5,"_ ")         0483       WRITE(LU, 898)         0484       898       FORMAT(" ")         0485       GD TO 921         0486       920       IF(ERD. NE. 0)WRITE(LU, 691)ERD         0486       920       IF(ERS1. NE. 0)WRITE(LU, 692)ERS1         0488       IF(ERS1. NE. 0)WRITE(LU, 692)ERS1         0489       IF(ERS0. NE. 0)WRITE(LU, 693)ERS0         0491       693       FORMAT(" SOURCE ZERO ERROR ! ", I3)         0492       921       CONTINUE         0493       KNTWD=KNTWD+1         0494       OFILE(IKNTP)=KNTWD         0495       922       JADDR=IADDR+1         0496       640       LINE=LINE+1         0497       KLIN=KLIN+1       1498         0498       IF(KRES. GE. 1000) GD TD 913         0497       IOO CONTINUE         0500       C GO GET ANOTHER FILE OF SAME NAME         0501       GD TO 100         0502		
0479       IF(LWARN.NE.O)WRITE(LU, 2910)LWARN         0480       2910       FORMAT(" SOURCE ONE WARNING(IM6 REGD) !", I3)         0481       IF(LU.EG.6)WRITE(LU, 6900)IADDR         0482       6900       FORMAT(" ", I5, "_ ")         0483       WRITE(LU, 898)         0484       898       FORMAT(" ")         0485       GD TO 921         0486       920       IF(ERD.NE.O)WRITE(LU, 691)ERD         0487       691       FORMAT(" DESTINATION ERROR ! ", I3)         0488       IF(ERS1.NE.O)WRITE(LU, 692)ERS1         0489       692       FORMAT(" SOURCE ONE ERROR ! ", I3)         0490       IF(ERS0.NE.O)WRITE(LU, 693)ERS0         0491       693       FORMAT(" SOURCE ZERO ERROR ! ", I3)         0492       921       CONTINUE         0493       KNTWD=KNTWD1         0494       OFILE(IKNTP)=KNTWD         0495       922       JADDR=IADDR+1         0496       640       LINE=LINE+1         0497       KLIN=KLIN+1       IF(KRES.GE.1000) GO TO 913         0498       IF(KRES.GE.1000) GO TO 913       0497         0499       1000       CONTINUE         0500       GO GO GET ANOTHER FILE OF SAME NAME       0501         0501		
0480       2910       FORMAT(" SOURCE ONE WARNING(IM6 REQD) !",I3)         0481       IF(LU.EQ.6)WRITE(LU,6900)IADDR         0482       6900       FORMAT(" ",I5,"_ ")         0483       WRITE(LU,898)         0484       898       FORMAT(" ")         0485       GD TO 921         0486       920       IF(ERD.NE.O)WRITE(LU,691)ERD         0487       691       FORMAT(" DESTINATION ERROR ! ",I3)         0488       IF(ERS1.NE.O)WRITE(LU,692)ERS1         0489       692       FORMAT(" SOURCE ONE ERROR ! ",I3)         0490       IF(ERS0.NE.O)WRITE(LU,693)ERS0         0491       693       FORMAT(" SOURCE ZERO ERROR ! ",I3)         0492       921       CONTINUE         0493       KNTWD=KNTWD         0494       OFILE(IKNTP)=KNTWD         0495       922       JADDR=IADDR+1         0496       640       LINE=LINE+1         0497       KLIN=KLIN+1       IF(KRES.GE.1000) GO TO 913         0497       IF(KRES.GE.1000) GO TO 913         0498       IF(KRES.GE.1000) GO TO 913         0499       IOO       CONTINUE         0500       C GO GET ANOTHER FILE OF SAME NAME       GO TO 100         0503       695       CONTINU		
0481       IF(LU.EQ.6)WRITE(LU,6900)IADDR         0482       6900       FORMAT("", IS,"_")         0483       WRITE(LU,898)         0484       898       FORMAT("")         0485       GD TO 921         0486       920       IF(ERD.NE.O)WRITE(LU,691)ERD         0487       691       FORMAT(" DESTINATION ERROR ! ",I3)         0488       IF(ERS1.NE.O)WRITE(LU,692)ERS1         0489       692       FORMAT(" SOURCE ONE ERROR ! ",I3)         0490       IF(ERS0.NE.O)WRITE(LU,693)ERS0         0491       693       FORMAT(" SOURCE ZERD ERROR ! ",I3)         0492       921       CONTINUE         0493       KNTWD=KNTWD+1         0494       OFILE(IKNTP)=KNTWD         0495       922       JADDR=IADDR+1         0496       640       LINE=LINE+1         0497       KLIN=KLIN+1         0498       IF(KRES.GE.1000) GO TO 913         0497       1000       CONTINUE         0500       C       GD GE T ANDTHER FILE OF SAME NAME         0501       GD TO 100       GO TO 100         0502       891       FORMAT(X,I4," ERRORS TOTAL")         0503       695       CONTINUE		
0482       6900       FORMAT("", 15,"_")         0483       WRITE(LU, 898)         0484       898       FORMAT("")         0485       GD TO 921         0486       920       IF(ERD.NE. 0)WRITE(LU, 691)ERD         0487       691       FORMAT(" DESTINATION ERROR ! ", 13)         0488       IF(ERS1.NE. 0)WRITE(LU, 692)ERS1         0489       692       FORMAT(" SOURCE ONE ERROR ! ", 13)         0489       692       FORMAT(" SOURCE ZERO ERROR ! ", 13)         0490       IF(ERS0.NE. 0)WRITE(LU, 693)ERS0         0491       693       FORMAT(" SOURCE ZERO ERROR ! ", 13)         0492       921       CONTINUE         0493       KNTWD=KNTWD+1         0494       OFILE(IKNTP)=KNTWD         0495       922       JADDR=IADDR+1         0496       640       LINE=LINE+1         0497       KLIN=KLIN+1       1         0498       IF(KRES.GE.1000) GO TO 913       0497         0499       1000       CONTINUE         0500       C       GO GET ANOTHER FILE OF SAME NAME         0501       GO TO 100       000         0502       891       FORMAT(X, I4, " ERRORS TOTAL")         0503       695		
0483       WRITE(LU, 898)         0484       898       FORMAT(" ")         0485       GO TO 921         0486       920       IF(ERD.NE.O)WRITE(LU, 691)ERD         0487       691       FORMAT(" DESTINATION ERROR ! ", I3)         0488       IF(ERS1.NE.O)WRITE(LU, 692)ERS1         0489       692       FORMAT(" SOURCE ONE ERROR ! ", I3)         0490       IF(ERS0.NE.O)WRITE(LU, 693)ERS0         0491       693       FORMAT(" SOURCE ZERO ERROR ! ", I3)         0492       921       CONTINUE         0493       KNTWD=KNTWD+1         0494       OFILE(IKNTP)=KNTWD         0495       922       IADDR=IADDR+1         0494       OFILE(IKNTP)=KNTWD         0495       922       IADDR=IADDR+1         0496       640       LINE=LINE+1         0497       KLIN=KLIN+1       1         0498       IF(KRES.GE.1000) GO TO 913         0499       1000       CONTINUE         0500       C       GO GET ANOTHER FILE OF SAME NAME         0501       GO TO 100       000         0502       891       FORMAT(X, I4, " ERRORS TOTAL")         0503       695       CONTINUE		
0484       898       FDRMAT(" ")         0485       GD TO 921         0486       920       IF(ERD.NE.O)WRITE(LU,691)ERD         0487       691       FORMAT(" DESTINATION ERROR ! ",I3)         0488       IF(ERS1.NE.O)WRITE(LU,692)ERS1         0489       692       FORMAT(" SOURCE ONE ERROR ! ",I3)         0490       IF(ERS0.NE.O)WRITE(LU,693)ERS0         0491       693       FORMAT(" SOURCE ZERD ERROR ! ",I3)         0492       921       CONTINUE         0493       KNTWD=KNTWD+1         0494       OFILE(IKNTP)=KNTWD         0495       922       IADDR=IADDR+1         0496       640       LINE=LINE+1         0497       KLIN=KLIN+1         0498       IF(KRES.GE.1000) GO TO 913         0499       1000       CONTINUE         0500       C       GD GET ANOTHER FILE OF SAME NAME         0501       GO TO 100       GO TO 100         0502       891       FORMAT(X, I4, " ERRORS TOTAL")         0503       695       CONTINUE		
0485       GD TO 921         0486       920       IF(ERD.NE.O)WRITE(LU,691)ERD         0487       691       FORMAT(" DESTINATION ERROR ! ",I3)         0488       IF(ERS1.NE.O)WRITE(LU,692)ERS1         0489       692       FORMAT(" SOURCE ONE ERROR ! ",I3)         0490       IF(ERS0.NE.O)WRITE(LU,693)ERS0         0491       693       FORMAT(" SOURCE ZERD ERROR ! ",I3)         0492       921       CONTINUE         0493       KNTWD=KNTWD+1         0494       OFILE(IKNTP)=KNTWD         0495       922       JADDR=IADDR+1         0496       640       LINE=LINE+1         0497       KLIN=KLIN+1         0498       IF(KRES.GE.1000) GO TO 913         0499       1000       CONTINUE         0500       C       GO GET ANOTHER FILE OF SAME NAME         0501       GO TO 100       GO TO 100         0502       891       FORMAT(X, I4, " ERRORS TOTAL")         0503       695       CONTINUE		
0486       920       IF(ERD. NE. 0)WRITE(LU, 691)ERD         0487       691       FORMAT(" DESTINATION ERROR ! ", I3)         0488       IF(ERS1. NE. 0)WRITE(LU, 692)ERS1         0489       692       FORMAT(" SOURCE ONE ERROR ! ", I3)         0490       IF(ERS0. NE. 0)WRITE(LU, 693)ERS0         0491       693       FORMAT(" SOURCE ZERD ERROR ! ", I3)         0492       921       CONTINUE         0493       KNTWD=KNTWD+1         0494       OFILE(IKNTP)=KNTWD         0495       922       JADDR=IADDR+1         0496       640       LINE=LINE+1         0497       KLIN=KLIN+1         0498       IF(KRES. GE. 1000) GD TD 913         0499       1000       CONTINUE         0500       C       GD GET ANOTHER FILE OF SAME NAME         0501       GO TO 100         0502       891       FORMAT(X, I4, " ERRORS TOTAL")         0503       695       CONTINUE		
0487       691       FORMAT(" DESTINATION ERROR ! ", I3)         0488       IF(ERS1.NE.O)WRITE(LU, 692)ERS1         0489       692       FORMAT(" SOURCE ONE ERROR ! ", I3)         0490       IF(ERS0.NE.O)WRITE(LU, 693)ERSO         0491       693       FORMAT(" SOURCE ZERO ERROR ! ", I3)         0492       921       CONTINUE         0493       KNTWD=KNTWD+1         0494       OFILE(IKNTP)=KNTWD         0495       922       JADDR=IADDR+1         0496       640       LINE=LINE+1         0497       KLIN=KLIN+1         0498       IF(KRES.GE.1000) GO TO 913         0497       OD OCONTINUE         0500       C GO GET ANOTHER FILE OF SAME NAME         0501       GO TO 100         0502       891       FORMAT(X, I4, " ERRORS TOTAL")         0503       695       CONTINUE		
0488       IF(ERS1.NE.0)WRITE(LU,692)ERS1         0489       692       FORMAT(" SOURCE ONE ERROR ! ",I3)         0490       IF(ERS0.NE.0)WRITE(LU,693)ERS0         0491       693       FORMAT(" SOURCE ZERO ERROR ! ",I3)         0492       921       CONTINUE         0493       KNTWD=KNTWD+1         0494       OFILE(IKNTP)=KNTWD         0495       922       IADDR=IADDR+1         0496       640       LINE=LINE+1         0497       KLIN=KLIN+1         0498       IF(KRES.GE.1000) GD TD 913         0499       1000       CONTINUE         0500       C       GD GET ANOTHER FILE OF SAME NAME         0501       GD TD 100       GD TD 100         0502       891       FORMAT(X,I4," ERRORS TOTAL")         0503       695       CONTINUE		
0489       692       FORMAT(" SOURCE ONE ERROR ! ", I3)         0490       IF(ERSO. NE. 0)WRITE(LU, 693)ERSO         0491       693       FORMAT(" SOURCE ZERO ERROR ! ", I3)         0492       921       CONTINUE         0493       KNTWD=KNTWD+1         0494       OFILE(IKNTP)=KNTWD         0495       922       JADDR=IADDR+1         0496       640       LINE=LINE+1         0497       KLIN=KLIN+1         0498       IF(KRES.GE. 1000) GO TO 913         0499       1000         0500       C         04       GO TO 100         0501       GO TO 100         0502       891         FORMAT(X, I4, " ERRORS TOTAL")         0503       695		
0490       IF(ERSO. NE. O)WRITE(LU, 693)ERSO         0491       693       FORMAT(" SOURCE ZERO ERROR ! ", I3)         0492       921       CONTINUE         0493       KNTWD=KNTWD+1         0494       OFILE(IKNTP)=KNTWD         0495       922       JADDR=IADDR+1         0496       640       LINE=LINE+1         0497       KLIN=KLIN+1         0498       IF(KRES. GE. 1000) GO TO 913         0499       1000         0500       C         0501       GO TO 100         0502       B91         0503       695         0503       695		
0491 693 FORMAT(" SOURCE ZERD ERROR ! ",I3) 0492 921 CONTINUE 0493 KNTWD=KNTWD+1 0494 OFILE(IKNTP)=KNTWD 0495 922 JADDR=IADDR+1 0496 640 LINE=LINE+1 0497 KLIN=KLIN+1 0498 IF(KRES.GE.1000) GD TD 913 0499 1000 CONTINUE 0500 C GD GET ANOTHER FILE OF SAME NAME 0501 GD TD 100 0502 891 FORMAT(X,I4," ERRORS TOTAL") 0503 695 CONTINUE		
0492 921 CONTINUE 0493 KNTWD=KNTWD+1 0494 OFILE(IKNTP)=KNTWD 0495 922 JADDR=IADDR+1 0496 640 LINE=LINE+1 0497 KLIN=KLIN+1 0498 IF(KRES.GE.1000) GD TD 913 0499 1000 CONTINUE 0500 C GD GET ANOTHER FILE OF SAME NAME 0501 GD TD 100 0502 891 FORMAT(X,I4," ERRORS TOTAL") 0503 695 CONTINUE		
0493       KNTWD=KNTWD+1         0494       OFILE(IKNTP)=KNTWD         0495       922       JADDR=IADDR+1         0496       640       LINE=LINE+1         0497       KLIN=KLIN+1         0498       IF(KRES.GE.1000) GD TD 913         0499       1000         0500       C         04       GD TD 100         0502       B91         FDRMAT(X, I4, "       ERRORS TOTAL")         0503       695		
0494       OFILE(IKNTP)=KNTWD         0495       922       IADDR=IADDR+1         0496       640       LINE=LINE+1         0497       KLIN=KLIN+1         0498       IF(KRES.GE.1000) GD TD 913         0499       1000         0500       C         06       GET ANOTHER FILE OF SAME NAME         0501       GO TO 100         0502       B91         FORMAT(X, I4, "       ERRORS TOTAL")         0503       695		
0495 922 JADDR=IADDR+1 0496 640 LINE=LINE+1 0497 KLIN=KLIN+1 0498 IF(KRES.GE.1000) GD TD 913 0499 1000 CONTINUE 0500 C GD GET ANOTHER FILE OF SAME NAME 0501 GD TD 100 0502 891 FORMAT(X,I4," ERRORS TOTAL") 0503 695 CONTINUE		
0496 640 LINE=LINE+1 0497 KLIN=KLIN+1 0498 IF(KRES.GE.1000) GD TD 913 0499 1000 CONTINUE 0500 C GD GET ANOTHER FILE OF SAME NAME 0501 GD TD 100 0502 891 FORMAT(X,I4," ERRORS TOTAL") 0503 695 CONTINUE		
0497 KLIN=KLIN+1 0498 IF(KRES.GE.1000) GD TD 913 0499 1000 CONTINUE 0500 C GD GET ANOTHER FILE OF SAME NAME 0501 GD TD 100 0502 891 FORMAT(X,I4," ERRORS TOTAL") 0503 695 CONTINUE		
0498       IF(KRES.GE.1000) GD TD 913         0499       1000       CDNTINUE         0500       C       GD GET ANOTHER FILE OF SAME NAME         0501       GD TD 100         0502       B91       FORMAT(X, I4, " ERRORS TOTAL")         0503       695       CDNTINUE		
0499 1000 CONTINUE 0500 C GD GET ANOTHER FILE OF SAME NAME 0501 GO TO 100 0502 891 FORMAT(X,I4," ERRORS TOTAL") 0503 695 CONTINUE		
0500 C GO GET ANOTHER FILE OF SAME NAME 0501 GO TO 100 0502 891 FORMAT(X, I4, " ERRORS TOTAL") 0503 695 CONTINUE		
0501 GO TO 100 0502 891 FORMAT(X, I4, " ERRORS TOTAL") 0503 695 CONTINUE		
0502 891 FORMAT(X, I4, " ERRORS TOTAL") 0503 695 CONTINUE		
0503 695 CONTINUE		
		IF(LU.EQ.99) GO TO 786

FTN4 COMPILER: HP24177 (SEPT. 1974) PAGE 0010 HASSY WRITE(LU, 2911)KWARN 0505 2911 0506 FORMAT(X, I4, " WARNINGS TOTAL") 0507 WRITE(LU, 891)KER 0508 786 WRITE(1,891) KFR 0509 WRITE(1,2911) KWARN 0510 WRITE (1,2712) IADDR FORMAT (X, 15, " WAS THE LAST ADDR USED") 0511 2712 IF(LOBJD. NE. 1HH) GO TO 906 0512 0513 911 JK=4 C JK POINTING AT FIRST COUNT IN OFILE 0514 0515 912 KOSND=OFILE(JK)+2 0516 IF (KOSND, EQ. 2) GO TO 905 IF (KOSND. LT. 2) STOP 77 0517 0518 IF (KOSND, GT. 1000) GO TO 913 C NOW COPY OUT ONE FILE TO COFILE & SEND IT TO HARM 0519 0520 J=1 0521 DO 910 JK=JK, KOSND+JK-1 0522 IF(J.GT. 1000) GO TO 913 0523 COFIL(J)=OFILE(JK) 0524 910 J=J+1 0525 1075 CONTINUE C SEND ONE CONTIGUOUS SLAB TO HARMONIAC 0526 0527 CALL EXEC(2, ICON4, COFIL, KOSND) 0528 C GO COPY OUT ANOTHER DATA FILE 0529 GO TO 912 0530 C 0531 C BEGIN DATA SECTION (FOR MAIN MEM O OR 1) 0532 C OR NEW ORG - PMEM 0533 988 IERDAT =0 0534 IF(LLINE(2), NE. 1HP) GO TO 2000 0535 C START NEW PROGRAM ORIGIN - SEPARATED SEGMENT 0536 IDAT=0 C OVERWRITE DEFAULT ORG. IF NO PROGRAM HAS PRECEDED THIS 0537 0538 IF (KRES. EQ. 6) KRES=4 0539 CALL NUMB (LLINE, 5, IADDR, IERDAT, 0, 8192) 0540 IADD=IOR(IADDR, 070000B) 0541 C ADDR WITHIN P 0542 OFILE(KRES+1)=IADD 0543 IKNTP=KRES 0544 KRES=KRES+2 0545 KNTWD=0 0546 IF(LU.EQ. 99) GO TO 2010 0547 WRITE(LU, 2010)LINE, (RFILE(JK, J), JK=1, 20) ",20A2) FORMAT(X, I5, " NEW PROGRAM SEGMENT BEGINS 0548 2010 0549 IF(IERDAT. NE. O)WRITE(LI, 987) IERDAT 0550 IF(IERDAT. NE. O)KER=KER+1 0551 GO TO 640 0552 2000 CONTINUE IF(LLINE(2). NE. 1HM) IERDAT=1 0553 0554 IDAT=1HD 0555 CALL NUMB(LLINE, 3, MEM, IERDAT, 0, 1) 0556 CALL NUMB (LLINE, 5, IADDR, IERDAT, 0, 28672) 0557 IADD=IADDR 0558 IF (MEM. EQ. 1) IADD=IOR (IADDR, 100000B) 0559 KNTWD=0 0560 C OVERWRITE DEFAULT ORG IF NO PROG/DATA HAS PRECEEDED THIS

		- 1v -
in any constraint of the second second second	PA	GE 0011 HASSY FTN4 COMPILER: HP24177 (SEPT. 1974
0561		IF (KRES. EQ. 6) KRES=4
0562		IKNTP=KRES
0563		OFILE(KRES+1)=IADD
0564		KRES=KRES+2
0565		IF(LU.EQ.99) GO TO 640
0566		WRITE(LU, 979)LINE, (RFILE(JK, J), JK=1, 20)
0567	979	FORMAT(X, IS, " DATA FILE FOR MAIN MEM BEGINS ", 20A
0568		GO TO 640
0569	C DC	ING DATA AREA
0570	981	CALL NUMB (LLINE, 1, KSOAD1, IERDAT, -32768, 32767)
0571		OFILE(KRES)=KSOAD1
0572		KRES=KRES+1
0573		IF(LU. EQ. 99) GO TO 984
0574		GO TO 793
0575	631	WRITE(LU, 982)LINE, HEXA(1), HEXA(2), HEXA(3), HEXA(4)
0576		1, HEXL(1), HEXL(2), HEXL(3), HEXL(4)
0577		2, (RFILE(JK, J), JK=1, 20)
0578	982	FORMAT(X, I5, " ", 4A1, " ", 4A1, " ", 20A2, " ")
0579		IF(IERDAT. EQ. 0) GO TO 985
0580		WRITE(LU, 987) IERDAT
0581		KER=KER+1
0582	987	FORMAT(" DATA CODE/ADDR ERROR !", 15, " @")
0583	985	WRITE(LU, 984)
0584	984	FORMAT(" ")
0585		KNTWD=KNTWD+1
0586		OFILE(IKNTP)=KNTWD
0587		GO TO 922
0588	903	WRITE(LI, 904)
0589	904	FORMAT(X, /, " NO END MARKER (^) !")
0590		GO TO 905
0591	913	WRITE(LI, 914)
0592	914	FORMAT(X, /, " OBJECT FILE IS FULL !"
0593		2)
0594		GOTO 905
0595	906	CALL EXEC(15, ICON, OFILE, 1000, HOBJN, 0)
0596	905	RETURN
0597		END
0598	\$	

## APPENDIX V - HARMONIAC SPECIFICATIONS

- \* Instruction time: 140 nanoseconds (150 nanoseconds in prototype due to clock jitter).
- \* Master clock period: 47 nanoseconds.
- \* Timing: Three phase.

\* Method of operation: Simultaneous transfer of two operands from their sources to a destination which may be an arithmetic operation or memory, using twin tristate buses.

\* Memories: Program - up to 1 K ROM, 1K RAM (32X 74 S 201)

Data memories - two identical, up to 28K each (96x 93425)

Table memory - one of 1 K ROM (1x 6068 sine)

(Prototype Program memory is 512 words RAM, data memories are 3K words each, table is  $1K \times 10$  sine).

- \* Memory addressing: automatic push or pop.
- Array Multiplier: Full 16 x 16 multiply, 225 nanosecond maximum, using 32 x 93 S 43 (2 x 4 bit).
- \* Arithmetic: ADD, AND, OR, SUB, compare using 4 x 74 S 181 (compare is =,  $\neq$ , >, <, >).
- \* Input, output: Direct memory access.
- \* Total DIP count 440.
- \* Power consumption: 5V @ 27A Typical (135 W).
- \* Construction: Wire wrap socket array 45 cm x 40 cm approx.

## - lvi -