## Harmoniac - a digital signal processor

## Author:

Connor, Philip Michael

## Publication Date:

1981

## DOI:

https://doi.org/10.26190/unsworks/4918

## License:

https://creativecommons.org/licenses/by-nc-nd/3.0/au/
Link to license to see what you are allowed to do with this resource.

Downloaded from http://hdl.handle.net/1959.4/56307 in https:// unsworks.unsw.edu.au on 2024-04-19

## HARMONIAC - A DIGITAL SIGNAL PROCESSOR

## by

Philip Michael Connor B.E.

This thesis is an account of design work and its implementation submitted as full requirement for the degree of Master of Engin--eering, (Electrical), University of New South Wales, June, 1981.

I hereby certify that the work contained . n this thesis has not been submitted for a lighar degree to any other uninersity or nstitution.

Signature .

UNIVERSIFY OE N.S.W.

LI BRARY

OF

## "HARMONIAC - A DIGITAL SIGNAL PROCESSOR"

This is an account of the design, construction and appiication of a low cost digital signal processor for audio frequency applications. The design shows how a fast, three address I6 bit computer with partitioned memory can be implemented with a relatively small amount of hardware. This implementation demonstrates the principles intended to achieve good performance and flexibility at low cost but is mot an attempt to build the smallest possible device.

The three address structure is achieved with a program wordlength of only I6 bits by limiting the addresses to five bits each and making all operations separate locations within the 32 word address space. The main data memories are also accessed via locations in this space. The use of two buses allows simultaneous transfer of two operands to two destinations where they generally are operated on, providing a result at another address. The worst case execution time for normal operations is I50 nanoseconds. The use of auto-incrementing address registers on the main data memories allows greater speed in many algorithms.

An assembler written in Fortran, a debugging program and various utility programs such as a Fast Fourier Transform, real-time complex wave summation, division, logarithms and an exponential are described and listed. An integrated package for the analysis and resynthesis of the soprano singing voice which uses the above programs is described.

ERRATA
FOR
"HaRMONIAC - A DIGITAL SIGNAL PROCESSOR"

Page 5 , line 12
"... 30 milliseconds for a 5 I2 point..."
Page I6 , line II
"...very high speed (90 nanoseconds)."
Page 50 , line II
"...via the TTY and line'printer."
Page 69 , line IO
"...it would allow a shorter instruction cycle."
Page 70 , line I8
"...used (in ALU) and the memory speed."
In the Appendices:
Page iii - xvi should be moved , replacing xlii,xliii.
Page xxxy , line I3
"...see Appendix B , locations IDE - IFO."
Page xlv Appendix IV has no heading :
should be "HARMONIAC ASSEMBLER"
Pag̈e lvi , Appendix V (last page), point IO
" Tótal DIP count 440. (With 6K main memory, IK chips)"

On ALI Harmoniac Machine Language Listings the Decimal version of the program memory location has been inadvertently cut off the right edge of each page. The same information is given in Hexadecimal in the second column of the listing.

## HARMONIAC - A DIGITAL SIGNAL PROCESSOR

## INDEX

ACKNOWLEDGEMENTS
Page

1. INTRODUCTION ..... 1
1.1 Historical Review (Fig. 25) ..... 3
2. ARCHITECTURE AND DESIGN CONSIDERATIONS
2.1 General Requirements ..... 7
2.2 Operations and Memory Required ..... 9
2.3 The Chosen Structure (Fig. 1,2) ..... 10
2.4 Operation Timing (Fig. 3) ..... 13
2.5 Other Possibilities (Table 1) ..... 15
3. SECTIONAL DETAILS OF THE HARDWARE
3.1 Construction (Fig. 4,5) ..... 17
3.2 The Subsections:
3.2.1 The Control Section (Fig. 6,7,8,9) ..... 20
3.2.2 The Direct Memory Access Section (DMA) (Fig. 10) ..... 27
3.2.3 The Main Data Memories (Fig. 21,11,12,12,14) ..... 29
3.2.4 The Arithmetic and Logic Unit (Fig. 15) ..... 35
3:2.5 Transfer and Right Shift Section ..... 38
3.2.6 The Sine Table Memory (Fig. 16,17 ) ..... 38
3.2.7 The Multiplier ..... 41
3.2.8 The Power Supply (Fig. $18,19,20$ ) ..... 42
4. APPLICATIONS AND SOFTWARE
4.1 Applications 46
4.1.1 Real Time 46
4.1.2 Non-Real-Time Applications 47
4.1.3 The Appropriate Applications 47
4.2 Assembler (Appendix IV, I) 48
4.2.1 Debug Utility "HBUG" 50
4.2.2 "MTEST" Memory and Cormunication Tester 50
4.3 Signal Processing Utilities Available for Harmoniac 51
4.3.1 Sine-wave Synthesis ("SINSUM")(Fig. 22,23,
24,26 )
4.3.2 Maths, FFT and Power Spectral Analysis
(Appendix II)
4.4 Signal Processing from the Host Computer (Append-
-ix III)
4.5 Stand-alone Operation 63
4.6 Maximum Possible Speed 64
5. CONCLUSION 70

REFERENCES 71

APPENDICES

| Appendix I - Operation Codes (Haref Listing) | i |
| :--- | :--- |
| Appendix II - Spectral Analysis Package (Listing) | xvii |
| Appendix III - Singing Resynthesis (Article) | xxx |
| Appendix IV - Harmoniac Assembler (Listing) | xlv |
| Appendix V - Specifications | Ivi |

## ACKNOWLEDGEMENTS

This work would not have been possible without the financial and personal assistance given by Macquarie University and the staff of the Speech and Language Research Centre (S.L.R.C.). In particular, I wish to thank A/Prof John Bernard who inspired the project from its beginning and my fellow workers, Harry Purvis, Mark Stevens, John Telec and Ian Yates, who worked tirelessly for nearly two years to complete it, and all the linguistic staff for their keen interest.

## HARMONIAC - A DIGITAL SIGNAL PROCESSOR

## 1. INTRODUCTION

Harmoniac is a signal-processing computer designed for audiofrequency applications. It was designed as a low-cost digital processor for those signal-processing tasks which had to be performed at or near a "real time" rate in the Speech and Language Research Centre at Macquarie University. The intention was to provide a minimum-cost resource with sufficient speed in typical audio-signalprocessing tasks to make flexible software simulations realistically usable for the researcher.

Even the fastest mini or micro computers are too slow to perform significant signal-processing tasks in real time. Some typical tasks in speech and music research include the production of power spectra, correlation digital filtering and the summation of sinusoids. As an example of the speed required, each sinusoid being used in the construction of a waveform requires one multiply, two adds, three memory operations and loop counting. A conventional minicomputer requires at least $15 \mu \mathrm{sec}$ for this process when using 500 nanoseconds main memory. Since a new sample of the waveform must be produced at least once in $30 \mu \mathrm{sec}$, only two sinusoids would be possible. Similar operations are required for each pole or zero in a digital filter. The slow speed of a conventional machine derives from three limitations in design:
(1) There is only one main memory, so access is one datum at a time, with instruction accesses in between.
(2) Memory needs to be large for general-purpose use so its speed must be slow to keep cost down.
(3) Only one arithmetic unit is used, and it is often optimised for floating-point operation.

Without excluding any of the advantages of the conventional sequential machine on these sequential signal-processing tasks, this design (Harmoniac) avoids some of the disadvantages by the following features:
(i) Memory is divided into four simultaneously accessible parts - two data memories, program memory and a sine look-up table. (See 2.3 for rationale.)
(ii) Since the memories need not be very large for typical tasks, high speed (<90 nanoseconds) static memory has been used.
(iii) Auto incrementing/decrementing address registers have been incorporated on the data memories to avoid unnecessary instructions steps when processing arrays of data.
(iv) The arithmetic unit, multiply and shift circuitry are separate and data retaining to provide very high speed processing and to reduce the need to store intermediate results in memory.
(v) Schottky bipolar logic is used throughout to keep size and costs low. (Relative to more exotic logic such as ECL.)
(vi) Multiple data paths (2) to allow full speed use of the two.main memories and the processing elements. (See

Fig. 1.)

Only 16-bit integer operations are provided as floating point is not required for normal signal processing. All instructions for
this machine are executed in a 150 nanoseconds cycle except the multiply which requires two cycles.

The normal mode for use of this type of processor is as a slave to a normal minicomputer which provides program and data through a 16-bit interface. This type of connection minimises tedious machinelanguage software development as many of the non-critical tasks can be performed in a higher level language on the host machine (see 4.4 on Singing Voice synthesis as an example of such a division of labour). In this way only a few basic algorithms need to be developed for the signal processor. Those already written and in use are detailed in section 4.3. See section 4.5 for stand-alone operation.

### 1.1 Historical Review

Most recent types of stored-program digital computers have at some stage been used for some kind of signal processing, but here we will restrict our discussion to machines capable of some useful realtime processing of full audio-bandwidth signals. Such processing can be performed on a large mainframe computer although the cost is usually very high as such a machine is very inefficiently used in real-time audio tasks. The inefficiency derives from the very low usage of the large random-access memory and discs which are lying idle while the central processor is virtually fully occupied. This is an inappropriate use of the general-purpose mainframe type of processor. Some of the more appropriate, non real-time uses of mainframes in the musical field are covered by Mathews in ref. 17. The conventional minicomputer or microcomputer is simply too slow for significant real-time processing (see the introduction). So a more specialised machine has usually been employed in real-time audio applications.

These specialised machines have used a variety of approaches to achieve the processing speeds required, and most of these approaches are relatively expensive. The fastest machines have used Emitter Coupled Logic (ECL) in multiple-arithmetic units. Such machines are far more complex and expensive than Harmoniac so they will not be covered here. An example of a multi-arithmetic-unit machine is the Lincon Laboratory FDP, a fast programmable signal processor described in reference 1 (1971). It uses four AU's with a separate array multiplier, two data memories and employs 18-bit fixed-point arithmetic. The multiple arithmetic units (AU's) make the programming organisation of this machine somewhat difficult. It has been designed basically to be able to perform the basic butterfly (inner loop) operation of an FFT in one instruction, while allowing more generalpurpose operations to be performed with the same hardware. Another rather special-purpose machine is described in ref. 2 (1975). This machine, designed by Renato and De Mori, uses an ECL arithmetic unit, 14-bit precision and TTL memories to achieve high speeds without very high costs but the precision is a little low and the complexity rather too high to make comparison with a machine like Harmoniac fair. Both of these machines (ref. 1,2) can perform 512 ft . real time FFT's in under 3 milliseconds (versus approx. 20 milliseconds in Harmoniac).

Reference 10 describes the AP120B, a so-called "array processor" which achieves similar speed to the FDP (above) but operates with 38-bit floating-point arithmetic. This is considerably higher precision than is required for most audio processing tasks but it is interesting to see that its degree of parallelism is lower than Harmoniac in some respects (see Figure 25). It uses two blocks of accumulators, similar to the "scratch" memories of Harmoniac, with separate program and table memories as does Harmoniac. 64-bit in-

struction words allow a more powerful addressing and interconnection system, so that the ALU and multiplier can connect to all memories freely. There are some restrictions on such interconnections in Harmoniac, due to the 16 -bit instruction word. Only the most useful connections are readily available. The AP120B allows for pipelining of operations to a larger extent than Harmoniac, mainly because it has a longer multiply time. The normal operation-execution time is very similar at 167 nanoseconds.

There are several simpler machines which are more fairly to be compared with Harmoniac. The SPS-41, described in ref. 14 (1975) is a 16-bit fixed-point machine with a 200 nanosecond instruction cycle which takes approximately 300 milliseconds for a 512 -point real FFT (Harmoniac 20 milliseconds). It is a triple microprocessor machine with six ALU's, four multipliers and four memories. It seems to be more costly and complex than Harmoniac and of slightly lower performance. An even more comparable machine is described in ref. 6 (1978).

This is called G.A.S.P., a general-purpose signal processor designed and built at the University of Adelaide at about the same time as Harmoniac using similar chip types (similar level of integration). The main differences are the use of a floating-point arithmetic, 20-bit wordlengths, multiplexers instead of tristate buses and a single data memory. The cost and complexity of this machine is three times that of Harmoniac and its speed is similar on typical tasks. The greater wordlength is a definite advantage over Harmoniac.

The only powerful real-time audio-signal processor so far located which is simpler and cheaper than Harmoniac is the Lincon Laboratory microprocessor Linear Predictive Vocoder described in ref. 4. This is actually a general-purpose machine with a fixed program in ROM. It is
a 16-bit integer machine with a 150-nanosecond instruction cycle, one data memory, a separate 48 -bit program memory and a four cycle ( 600 nanosecond) multiplier. The very large width of the instruction word allows powerful instructions but the single data memory would limit its performance relative to Harmoniac. It uses only 162 dual in-line packages compared to Harmoniac's 440. Package count has been kept low because very little data memory is provided (2000 words), highdensity chips have been used and the multiplier is only one quarter of a full array.

There are now several single-chip bipolar microprocessors intended for simple real-time signal processing. These are too limited in capacity to be compared with Harmoniac. It seems that they are intended for low-bandwidth digital filtering.

With this background it can be seen that Harmoniac fits in as a low cost, moderately high-performance signal processor. It has no exact equivalent amongst its peers but seems to give a higher performance to cost ratio than any in the literature except perhaps the Lincon Lab. machine in ref. 4. But the Lincon Lab. processor is not entirely comparable as its real-time signal-processing power is probably about half that of Harmoniac on tasks such as filtering and sinewave synthesis because of its single data memory and slow multiply.

The details of speed, precision, memory and instructions necessary for audio-signal processing are considered in the following sections $2.1,2.2$, and in greater detail in ref. 5.

## 2. ARCHITECTURE AND DESIGN CONSIDERATIONS

### 2.1 General Requirements

The design of Harmoniac was undertaken after the author had completed the programming of a number of signal processing tasks in speech work. These included the design of an interactive Fourier transform, power-spectrum analysis package, various pitch-detection algorithms and an additive sinewave-synthesis routine. This experience showed that most of the speech processing tasks in the S.L.R.C. (Speech and Language Research Centre, Macquarie University) could be accomplished with a 16 -bit integer machine, but that certainalgorithms either required pre-scaling of the data (block floating point) or a longer wordlength in critical sections. A typical example is FFT's performed on 12-bit data. When the number of points in the transform exceeds 256, greater than 16 -bit precision may be required to prevent overflow as the data grows by $\sqrt{ } N$. Recursive digital-filtering processes often require wordlengths of 24 -bits and more for stability and low noise (refs. 5, 16) although most filters for speech synthesis and linear-prediction analysis of speech can be implemented in 16- to 20-bit wordlengths.

A good compromise which can cope with most audio processing tasks is 20-bits (fixed point) per word but it was decided to stick with the minicomputer standard of 16-bits in this implementation, using block floating-point techniques (software exponent) where necessary to maintain precision. Occasionally double precision is necessary (see 4.3.1).

This compromise was made on the basis of lower cost, simpler interfacing to 16-bit machines and generally simpler hardware.

The processing speed required in a digital signal processor is always ultimately limited by a cost benefit ratio. If FFT processing of real-time audio data is taken as an example, there is ultimately a judgment to be made as to how often in time the results are required and how much detail in frequency is required. Typically results are required every 10 milliseconds but the frequency resolution is a compromise between smearing the analysis over too much time and getting the best resolution of frequency detail. To see only the major resonances in speech the frequency resolution need not be better than 100 or even 200 Hz .

The overall bandwidth to be dealt with is usually a much easier decision. For speech, 4 to 8 KHz is sufficient whereas music may require up to 15 or 20 KHz bandwidth. Musical analysis is perhaps an even finer art than speech analysis as it needs to be seen at several different resolutions in time and frequency at the same instant for every aspect to be covered.

Given a bandwidth requirement of 5 KHz and a resolution requirement of 40 Hz with 10 milliseconds between result frames, the system must generate spectra of 128 pts. ( $\left.\sim \frac{5 \mathrm{KHz}}{40 \mathrm{~Hz}}\right)$ every 10 milliseconds . This requires a 256 point real FFT every 10 milliseconds, just possible in Harmoniac. (FFT execution time is proportional to $N \log _{2} \mathrm{~N}$. )

As mentioned in the introduction, each independent sinusoid generated or each pole/zero of a digital filter requires about one multiply, two adds, three main memory accesses and loop counting overhead - minimum of eight instructions in a two-operand machine such as Harmoniac, and generally more. Hence the processing speed required in such algorithms is easily calculated as (approx.): instruction time $\times 10=$ time per pole (or sine). So a 150 nanoseconds instruction
time implies 1.5 milliseconds for updating each pole in a simple filter.

Higher speeds can be obtained either by using a faster logic type or by eliminating instructions in the inner loop by the inclusion of more specialised hardware.

### 2.2 Operations and Memory Required

The usual integer operations must be available - logical (and/or), add, subtract, multiply, divide, shift and compare, and the use of two's complement arithmetic for these eight operations seemed to be the most pratical to use. The basic add, subtract, logical and compare operations have been implemented in a medium scale integrated arithmetic unit (using 745181 chips). The frequent requirement for fast multiplies dictated the choice of an array multiplier rather than the usual shift/add variety. The very infrequent requirement for division in the signal processing allowed it to be left to a conventional softare shift and subtract algorithm employing the aritmetic unit.

The choice of logic type to be used was dictated by the need to keep the machine simple and cheap but at the same time as fast as possible. Emitter coupled logic (ECL) is expensive, large, and power-hungry while metal-oxide-semiconductor (MOS) large-scale integrated circuites (LSI) are far too slow. The availability of a large range of functions in mediumscale integrated-circuit chips in Schottky Transistor Transitor Logic STTL) made this the natural choice for a fast, cheap machine (in 1975).

Memory requirements for signal processing in real-time applications are usually quite modest. There are a few algorithms which require more
than four thousand words of data memory and program/memory requirements are usually in the hundreds of words for a reasonably efficient machinecode implementtation of a Fast Fourier Transform. An early decision was taken to have each word in the program memory correspond to a complete instruction for speed and simplicity.

### 2.3 The Chosen Structure

Since most arithmetic operations require two operands and produce one or two results, it seemed natural that the machine should have two data buses in order to move both operands at once. For the same reason the memory in which the bulk operands are to be stored should be divided into two pieces separately accessible for the two buses. The other important structural choice from a speed point of view was to keep the stored program in a separate memory so that one instruction can be executed while another is being fetched pipelined instruction fetches. The block diagram in Fig. 1 shows the basic two-bus structure with three independent memories plus a table memory.

To keep the instruction wordlength short but allow powerful instructions, it was decided normally not to specify main memory addresses directly in the instruction word. Instead, addresses are normally set up be a separate instruction which stores the address in a memory-address register.


Fig. 1.

The number of basic instructions required is small (approx. 8 sufficient) so it was decided to arrange the instructions and memory access ports together with a small set of general-purpose registers as one thirty-two-word address space. All instructions are executed as transfers within this directly addressable thirty-two-location space. This means that only five bits are required for any address so that a three-address specification can be given in fifteen bits, one address being the common-destination address for both buses and the other two being the source addresses on each bus. As can be seen in the block diagram (Fig. 1) the top sixteen addresses are the "scratch" or general-purpose register set on each bus. The lower sixteen addresses are instruction inputs and data memory inputs and outputs.

Each instruction is a separate piece of hardware, except for those performed in the arithmetic unit. This allows for the possibility of asynchronous instruction execution where a slow instruction such as the multiply can be left to go to completion while several other instructions are executed. For this purpose an input register is provided on every instruction so that the results of the instruction are available any time after the propagation delay of that instruction. This feature, together with the use of tristate bus elements makes the design very flexible - one instruction could be substituted for another or new ones added if the address space is expanded. The general structure of an instruction is shown in Fig. 2.


Fig. 2

The initial specification of addresses for the data menories is often done using a special mode where most of the instruction word is used as data directly onto bus zero, whence it can be stored into a memory-address register or any other register. If it is stored into the program counter, a jump is performed. This mode is called the immediate mode and a bit is reserved in the instruction word to specify it. In immediate-mode instructions, some
special decoding is performed to allow the maximum number of bits possible, particularly for jump instructions so that all jumps can be directly addressed (Fig. 8). If the immediate-mode bit is not set, the instruction is always a straight transfer from two of the thirty-two locations on the buses to a common pair of destination locations. Hence all the fifteen bits remaining in the instruction word are used to specify these three 5-bit addresses. Transfers between the lower addresses (containing instructions and main data memory) are effected by demultiplexers driven by the respective address fields of the instruction word and synchronised with the appropriate phases of the three phase clock. (See 3.2.1 and Fig. 6.)

For many signal processing tasks, programs can be devised where main data memory addresses do not need to be specified, except at the beginning of a processing loop, by using the hardware memory-address counters. These allow auto increment, decrement and reversed bit counting of addresses while processing an array (or two arrays) of data with the option of the address counting being triggered by either a read or a write to the respective memory. (See 3.2.3.)

### 2.4 Operation Timing

The basic timing of an operation is very simple as all that is necessary is to enable an output to drive the bus and, after data settles, provide a positive edge pulse to latch the data from the bus into its destination.

This can be seen in Fig. 3.


Fig. 3
The source is enabled first to allow for capacitive delays in charging the bus lines and then the destination pulse is generated to latch the data. A third phase (PHI 1) is provided to allow the next instruction to be decoded after it is fetched from the program memory, and to allow the main-memory-address setup time.

### 2.5 Other Possibilities

The unusual structure chosen did not lend itself to the use of bit-slice microprocessors - the other most suitable way to implement the arithmetic unit, compare-and-shift circuitry. Microprogramming was rejected on the grounds that it introduces further delay and would make the design more complex without providing a significant increase in speed, although it would have made programming easier. There is no significant speed improvement possible from microcoding as the instruction fetch is performed simultaneously with the execution of the previous instruction and all the memories are equally high speed. The instructions provided are almost microinstructions in their simplicity and the instruction decode and timing are extremely simple. (See Figs. 6 and 8 and ref, 15.)

Another major method of achieving a fast processor is the use of microprocessor arrays where each microprocessor has only moderate performance but the overall result is very fast execution of a complex algorithm (ref. 11, 12, 13). This approach was considered to be too difficult for the programmer in the case of many of the signal-processing algorithms although ways of treating them in parallel may be evolved in the future.

In a stand-alone signal processor it is often (not always) necessary to buffer a set of samples before beginning processing. This usually requires an interrupt structure and real time clock so that processing on a previous block can continue while a new block is being stored. This feature was not provided in Harmoniac as it was thought that a host microprocessor could provide such functions for minimum cost. See Table 1 for a summary of some of the relevant design alternatives.

TABLE 1

Summary of possible alternatives NOT used in this design

* Floating point - not essential.
* Longer wordlength - not essential.
* Mos microprocessor array - difficult to program (not always efficient).
* Bit-slice micro - existing designs do not suit a double-data memory, double-data bus design.
* Microprogramming - no faster because instruction fetch is a doubly overlapped pipeline arrangement and main memory is very high speed ( 100 milliseconds).
* ECL logic - more expensive and physically larger.
* Interrupt logic - not essential if host processor used. (For real-time operation the processor must be faster than necessary so some time is always wasted.)

Summary of Design Features of Harmoniac

* Very high-speed memory ( 90 nanoseconds) - only a small amount required for typical algorithms.
* 4 separate, simultaneously accessible memories - three can be accessed at one time and program memory fetch is at same time as instruction and execution.
* Two separate data buses - provides simultaneous transfers of two operands to an operation.
* Major operations implemented in independent, asynchronous, data-latching blocks of hardware - to allow pipelining and to minimize storage of intermediate results.
* Operations and data memory parts treated as locations in a small 32 word memory space to minimise instruction width.


## 3. SECTIONAL DETAILS OF THE HARDWARE

### 3.1 Construction

A single array of wire wrap sockets ("cambion") was employed to hold the 440 Schottky chips used in Harmoniac. This fits into a standard. 19 inch ( 47.5 cm ) rack mounting chassis approx. 10 cm high. No switches or controls were provided on the front panel as all control is executed through the host processor. A photograph of the chassis with the top up is shown in Fig. 4. The power-supply regulator is a conventional series-pass type mounted on the rear of the chassis to share the cooling fans which pressurise the interior where the logic chips are mounted. The airflow is in through the top and out through a slot along each side and a hole at the rear for the regulator heat-sink. The unregulated voltage ( +12 VDC ) is supplied from a separate chassis containing the power transformer, rectifier and associated components. All the logic is powered by 5 volts (at 27 amps ).

The wire wrapping was done manually from computer-generated and checked listings. The program to verify the wire wrapping was specially written for this project in ALPHA-16 machine language for a Computer Automation ALPHA-16 minicomputer. Wrapping was point to point, levet ordered over a ground plane.

Bus interconnections between sections of the machine were achieved by 16 -core flat cable plugged into standard 16 -pin sockets in the logic array. This system allows any section to be isolated from the bus for fault-finding purposes.

The layout of chips on the chassis is shown in Fig. 5.



### 3.2 The Subsections

### 3.2.1 The Control Section

The basic timing of the machine, the scratch registers, the program memory and instruction decode are provided in the control section which can be seen in the lower left part of Fig. 5. It consists of thirty-two chips in the program memory array of 512 words and fifty-nine chips in the remainder. Detailed circuit diagrams are shown in Figs. 6, 7, 8 and 9.

The clock oscillator which times all events in the machine is basically a crystal oscillator, but for flexibility in the prototype a voltage controllable oscillator was used. The socket position 354 can be occupied either by a crystal of about 20 mHz or a voltagecontrol trim pot assembly, as shown in Fig. 6 (left centre). This oscillator drives a ring counter of three $J-K$ flip flops which generates the basic three-hase timing waveforms (chips 351, 352). A stop switch is provided on the oscillator for static testing Harmoniac is completely static in operation and can be run at any clock rate up to the maximum (approx. 20 mHz ).

The program counter and associated logic is shown in Fig. 7. It is advanced at the beginning of each cycle by $\Phi 1$, addressing the next location in the program memory. Initially it is set to zero by the host processor vial MRL -. Jumps are executed by a store into the program counter via 301, 302, 303. Subroutine jumps simultaneously save the previous contents of the program counter into a latch (312-315) so that a return is possible. The "fill mux" is used only during direct memory access transfers which store into the program memory. Otherwise the "fill mux" (308-310) acts as a memory address driver for the program memory. The PROMS (programm-
able read-only memories) shown $(365,366)$ are not installed as yet in the prototype, but are intended to provide either a set of "system" subroutines or be used for a stand-alone, fixed software arrangement.

The program memory array (Fig. 8) stores 512 words of 16 bits. Its output is latched at the start of a cycle $(\Phi 1)$ to provide the next instruction.

Also in Fig. 8 can be seen the "immediate-mode" bus drivers (321-323). These are used to provide part of the instruction word direct onto bus zero for execution of jumps (direct) and to give small positive numbers for simple arithmetic. A separate"immediatemode" bit of the instruction word is used to disable the normal source address for bus zero and to enable the five-bit source-zero field (see Fig. 1 bottom) directly onto bus zero together with 2 bits borrowed from the source and destination fields. The presence of a jump or jump-to-subroutine destination with the immediate-bit set is decoded to use the whole of the five-bit bus one-source address directly on bus zero as well as the normal seven immediate bits to give eleven bits for the jump address on bus zero with no operation being performed on bus one. This allows direct addressing for jumps within 2048 locations of program memory - more than sufficent for realistic algorithms. For convenience this address space has been divided into two parts with random-access memory (RAM) at the bottom and PROM at the top in normal operation. A switch is provided (see Fig. 7 Chip 756) to reverse this order for stand-alone operation putting the PROM at the bottom so that execution will begin in the PROM at power up ( 512 words are allowed for).

There are two immediate modes, one using six bits of the instruction word and the other seven bits. The mode is changed by a store into the arithmetic control flag (see Fig. 1 and ALU Fig. 15). The seven-bit mode restricts source addressing on bus one to the lower eight sources of operations and scratch registers and both modes prohibit storing into a scratch-register destination.

Fig. 9 shows the scratch-register files which are the top sixteen locations of each of the three address fields. The demultiplexers, chips 344-349, on Fig. 6 decode the source and destination addresses to drive the operation-input latches and tristate outputs respectively. The "NOP" operation, which inhibits an operation on one or both buses, is specified by all zeroes in one of the source fields. This is decoded by the source-enabling demultiplexers 347 and 349 to produce "BUSONOP" or "BUS1NOP" which then inhibits the destination demultiplexer and prevents a tranfer on that bus. Note that the jump to subroutine or call instruction is destination zero, which normally causes a no-operation, but the presence of the immediate-bit set causes the jump to subroutine to be executed.

The fact that the next instruction is being fetched at the same time as the present instruction is being executed means that a jump instruction (or "subroutine call") will not prevent execution of the very next instruction in line. This next instruction could be called the "jump shadow" and must be kept in mind always when programming or some very unusual "bugs" can turn up.





### 3.2.2 The Direct Memory-Access Section (DMA)

In the prototype all communications with the outside world have been provided through the DMA channel. Although a programmed input/output section was allowed for in the design, it was not considered necessary in the prototype since all control and input/ output could be achieved through the host processor access to Harmoniac's memory. Some type of programmed or interrupt driven input/output would be essential in a stand-alone signal processor. In the prototype implementation the program and data are loaded via the DMA channel and any suitable locations in main memory are used as flags to tell Harmoniac to begin a process and to tell the host processor that a given stage is complete. (See section 4.3.1 and appendix III for examples.) For some applications an interrupt to the host is an advantage and this is provided.

A detailed circuit diagram of the DMA section is shown in Fig. 10 and its position in the chassis in Fig. 5 can be seen halfway up the right column of chips (bay 3). A total of fortythree chips is used in this section. A part of the DMA circuit is included in Fig. 14 (chips $86-99$ and 133-135). The DMA signals to and from the host enter the chassis in four sixteen-core flat cables which plug into the chip-array socket positions $90,99,100$ and 101. They are respectively, input data (to Harmoniac), output data, address for Harmoniac and the strobes and flags for timing the data transfer.

When a DMA transfer is requested by the host, the next instruction cycle is halted in $\Phi 1$ (phase 1) via DPEND (9/108 in Fig. 10 top RH) and chip 359 (Fig. 6 bottom GH). The "hold state" freezes the main timer (chips 351,352 ) but allows the synchronised


| Unused |
| :---: |
| Mem 1 |
| (28 K) |
| P Mem (4K) |
|  |
| Mem 0 |
| (28 K) |

Fig. 21

DMA timer (chips $110,111,112$ ) to continue. The memory write enables are generated from this DMA timer, so any writes underway to memory are completed. After the end of the normal phase 3, an extra seven phases are counted by the DMA timer to execute the DMA transfer requested.

Alf the memories are switched to the DMA address for the duration of the DMA cycle (DMACYC, 6/124, Fig. 10 bottom RH), but only the particular memory required is read or written. The top four bits of the DMA address select which memory is required. Fig. 21 shows the map of the address space as seen by the host.

Circuitry has been provided to read the contents of the program memory from the host although this is not essential for normal operation (chips 133-135 in Fig. 14 centre). This facility allows easy memory testing from the host.

The DMA address register is a counter so that only one address need be supplied to read or write any block of memory. When an address is received by Harmoniac, a DMA read is automatically executed at that address and the address is incremented ready for the next read. If the operation is to be a write to Harmoniac, the address supplied must be one less than the desired write address. The master reset pulse from the host (MRST-) initialises all flip flops in the machine and sets the program counter to zero. This can be used to execute a view program at any time by inserting a jump at location zero.

### 3.2.3 The Main Data Memories

Tow banks of three thousand (3K) words of 16 bits are installed in the prototype although each bank can be extended to 28 K . The full memory-circuit diagrams are shown in Figs. 11, 12, 13 and 14. The memory-array circuit (Fig. 13) and the data-latch circuitry (Fig. 14)
each show chip numbering for both memories as these sections of the memories are identical except for the connection to pin 7 on chip 63/77 etc. (Bottom left of Fig. 14.) The memory arrays and support circuitry are located in the top and bottom of bay 3 (right column) and some of bay 2 in the chip-position diagram (Fig. 5). One hundred and eightyfour chips are used in the memory section, most of them 1024 bit static RAMS - either TTL 93425 or VMOS 2125 types.

The address and data inputs of the memories are latches as in any other operation, but the address latch is a counter and a multiplexer is provided on the address so that count up, count down and reverse-bit addressing can be achieved by a simple mode change (see Figs. 11 and 12). The bit reversal is achieved by a set of plug in jumpers on sixteen-pin headers (chips 9, 10, 39, 40): This feature is used in certain FFT algorithms. For a 1024 point transform the first ten bits of the address $(0+9)$ are transposed $(9+0)$ and the other bits connected normally so that each one K (1024 point) page is in bit-reverse order but the pages are in normal order. The address-mode change multiplexer is also used during a DMA cycle to drive the memory arrays with the DMA address. The current memory addresses are buffered onto the bus at locations in the operations field so that the addresses can be tested when the memories are in an auto-incrementing or decrementing mode.

Output data from the memory array is not latched as this would slow operation. A set of tristate buffers is provided to isolate the memory array from the bus in both memories.

To provide single instruction transfers of data and address to memory, a special address port is provided on memory one (see app. I, "MID/AD") which allows immediate mode to generate the address on bus zero while the data is transferred into memory via bus one.





### 3.2.4 The Arithmetic and Logic Unit

This section does adds, subtracts, "and", "or" and comparison tests all in two's complement arithmetic. The circuit is given in Fig. 15. The data is inverted by the input latches and output tristate buffers. The 74 S181 medium-scale integration ALU chips are operating on inverted data and producing inverted results.

The ALU is an unusual section in that its input takes up five locations in the operations address field, but it has only one address for output (see appendix I). The output is available at the same address on both buses. This is extremely convenient when programming as the results of simple arithmetic are often required on either bus (or both) for subsequent operations.

The comparison can be in a variety of modes: equal, not equal, greater than ( $>$ ), less than ( $<$ ) and greater than or equal to ( $>$ ) and the effect of a comparison instruction is to cause a skip of the following instruction if the condition specified is true. This is achieved by disabling the destination demultiplexers in the control section during phase 3 so that the destination registers are not clocked. The propagation delays which occur during comparison seem to be the main speed limitation in Harmoniac and could possibly be improved. The equals test uses the open collector "wired or" - the only critical resistive pull up.

An overflow flag and a half-scale flag are provided. The half-scale flag is set when an ALU operation makes the result bits 14 and 15 different, indicating that overflow is imminent. These flags can be read on the bus as bit zero of a location called AFLG (see app. I). The flag to be read is selected by an arithmetic
mode change using chip 723. The mode change also sets the comparison mode and resets the overflow (OV) and half scale (HS) flags if required. The top bits AFLG are always zero (see 715, 732, 733, 730 Fig. 15).

There would be some speed advantage to be gained by using separate hardware for comparison so that the contents of the ALU were not destroyed when testing for the end of a loop in a program. This option was not chosen because of space limitations in the prototype chassis.


### 3.2.5 Transfer and Right Shift Section

The use of two independent buses creates the necessity for transfers of data between locations which are on different buses. This could be done through the ALU but this would waste time in certain situations where the ALU is holding an intermediate result, so separate tristate latch/buffers have been provided to transfer in each direction.

Simple scaling of data by arithmetic right shifts is a common requirement in signal processing. For this purpose a single-place right shift register has been provided. It can be set up to shift into the most significant bit (MSB) either of: the previous MSB (arithmetic shift), zero (logical shift), the previous least significant bit LSB (rotate) or the overflow bit. A full circuit diagram for this section is shown in Fig. 16. It uses a latch which has the output bits wired one further up on the bus relative to the input bits.

### 3.2.6 The Sine Table Memory

For simplicity in stand-alone applications and speed in hostassisted applications a separate read-only memory (ROM) sine table has been provided (Fig. 17). This is addressed by sixteen bits (12 bit accurate) and produces a sixteen-bit result (accurate to 15 bits). It uses a commercial 1024 point by ten-bit quarter-cycle sine-table bipolar ROM (MMI 6068) combined with a set of four PROMS (DM8574) to give another 1024 points by four bits to provide a total of fourteen bits in ROM for each point on the quarter of the sine cycle.

The address and the table output are inverted as required to produce the full sine cycle from minus PI to plus PI where minus PI


corresponds to an input of -32768 and plus PI corresponds to an input of +32767 . The resultant output is scaled so that plus one corresponds to +32767 and minus one corresponds to -32768 . This scaling given maximum precision and simplifies both hardware and programming. The maximum access time of the sine ROM is approximately two hundred nseconds with its associated logic, so an extra instruction time should be allowed before using the result of a sine table look up ( $\mathrm{PI}=3.1412$ Radians ).

### 3.2.7 The Multiplier

Multiplication is heavily used in most signal-processing tasks so a high-speed multiplier is necessary if fast processing rates are to be achieved. For this purpose a full two's complement $16 \times 16$ bit-array multiplier has been used in Harmoniac. Maximum delay through the multiplier is just over 200 nanoseconds, so a one-instruction delay is necessary for reliable results although in practice no delay was required in the prototype. Although single-chip multipliers are now available in 16 bit $x 16$ bit sizes, the prototype has used an array of 4 bit $\times 2$ bit chips ( 93 S 43 ) that were available when it was under construction in 1976. Circuit diagrams of the array and the input/output latches are shown in Figs. 18 and 19 respectively. The chips implement the BoothMcSorley algorithm.

A double-precision result is produced with the high-order bits available on bus one and the low-order bits on bus zero. Signle-precision multiply and accumulate is provided via chips 253 and 254 (Fig. 18). An extra function, a long logical left shift (double precision) is included in the tristate cutput bus drivers by the use of four-bit multiplexers (74 S 257) in chips

243 to 250. This left shift is used in division algorithms and the other successive approximation tasks which need a doubleprecision left shift.

### 3.2.8 The Power Supply

As.mentioned previously in 3.1 the regulator section is mounted on the logic chassis and the transformer, rectifier, electrolytics and circuit breaker are mounted on a separate chassis with two metre cables between the two chassis. A microswitch is provided on the lid of the logic chassis to cut the main supply ( 240 volt ac) if the lid is opened, thus preventing overheating caused by low air circulation.

The use of one logic family (STTL) exclusively in Harmoniac allows a single five-volt regulated supply. Current drawn in the prototype was approximately twenty-seven amps at five volts. A conventional series regulator was used for simplicity. No overcurrent shut down was provided, except for a D.C. circuit breaker just before the regulator (see Fig, 20 for details). Overvoltage and overtemperature protection are provided with a zener and a thermal bimetallic switch being used to trigger a large siliconcontrolled rectifier (SCR) if either condition occurs. The SCR is mounted on the regulator heatsink and, once fired, it short circuits the unregulated voltage until the circuit breaker (or the mains fuse) opens.

There would be a considerable power saving if a switching power supply was used, but this was not done in the prototype because of cost considerations.


Fig. 18.


## APPLICATIONS AND SOFTWARE

### 4.1 Applications

Basically applications for such a processor are either real time or non-real time applications. Most stand-alone work would require real-time operation to avoid build-up of unprocessed data, whereas more flexibility is possible in a system supported by a host processor with fast mass storage like a hard disc (eg. a 16-bit microprocessor with a "Winchester"-type disc.

### 4.1.1 Real Time

The limits on real-time operation are easy to determine. The capacity depends on the bandwidth of the signal to be processed, the instruction rate, and the complexity of the algorithm. The maximum instruction rate in the prototype is 6.6 MHz or 150 nanoseconds per complete double word transfer and operation. A typical target bandwidth for high-quality audio processing might be 15 KHz or 33 microseconds per sample processed. Each sample must be processed synchronously with the external crystal clock of the analog data-acquisition system. It was found in a real-time sinusoid synthesis routine (Fig. 22 in 4.3.1) that approximately ten instructions are used in synchronisation by polling of a memory location (used as a timing flag from the host processor). Another twenty or thirty instructions are usually required to set up loops, so that the inner loop of the signal processing algorithm is limited to about 160 instruction times total for high-quality sound. This is sufficient for many useful. algorithms (see 4.3.1) but not every possibility. Digital filters, sine-wave summation, linear predictive processes, and FFT analysis are all possible within bandwidth and complexity restrictions. Processes such as the FFT which require a buffer full of
samples can easily be double buffered to provide continuous processing. A fast disc is not usually necessary if real-time processing is possible.

### 4.1.2 Non Real-Time Applications

There are no fundamental limitations on algorithms which do not need to be executed within a specified time interval but many would require a large program memory space and hence become impractical. Another aspect to be considered is the programming effort required to implement the wide range of functions (such as floating-point operations) which may be required in the more complex algorithms. It would usually be simpler, and almost as fast, to implement algorithms with complex requirements on a machine with a higher level language. The type of non real-time algorithm which might be expected to be suitable to run on Harmoniac would be one using integer operations, but so many that they take a fair amount of time to complete (eg. a large or multiple FFT task, see 4.4).

### 4.1.3 The Appropriate Applications

The main advantage of this type of machine over a standard "black box" such as a spectrum analyser for rapid signal processing is that a more sophisticated, tailored algorithm can be run at high speed. In some cases, such as plain spectral analysis, there is no need for a tailored algorithm and in other cases speed may not be important or cost no object. But there is a class of tasks which require more speed than a standard LSI microprocessor can provide but not the sophistication or cost of a "mainframe". The disadvantage of the Harmoniac structure is that software is a little harder to write than in a single-memory machine. This difficulty arises from the "handedness" of the machine. Many operations require a particular operand on the left-hand bus (bus 1) when it was deposited on the right-hand bus (bus 0) by the last instruction. Hence some care needs to be taken
in choosing the initial placing of operands in memory and their subsequent handling in the "scratch RAM" memories. With practice this is not very difficult.

### 4.2 The Assembler

To, facilitate the writing of software for Harmoniac a two pass assembler has been written. It is written entirely in Fortran IV and runs on a Hewlett Packard 21 MX which is interfaced to Harmoniac. The assembler should be easily adapted to run on any Fortran system. A full listing of the assembler itself is given in appendix IV. It is part of a package which includes a simple file-handling system, editor and loader. The instruction mnemonic set and some of the rules in using it are given in appendix I ("Haref"). Typical examples of assembler listings of programs can be seen in section 4.3.1 and 4.3.2 which follow.

In the program body the left column is a destination (common for both bus destinations) followed by a source one (left bus) and a source zero (right bus). Labels for jump destinations and data addresses are indicated by a "\#" character. At the branch point of a jump (or call) the label occurs in the third column while the destination of the jump is labelled in the fourth column. Immediate mode is automatically used for labelled jumps. A no-operation on a given bus is indicated by a blank for the source on that bus (or "NOP"). Labels for addresses in the data memories appear in the second column, after the contents of the location are specified. Reference to these labels must occur in the third column and immediate mode is used to generate the address (limit 127). When a label in any field is not defined as data or a jump it is assumed to be a location in "scratch RAM".

A new program origin is indicated by "@PM, $n n$ " in the first column and a new data origin.is indicated by "@M1, $n n$ " where $n n$ is a positive decimal number. Data values for the current memory location are given as decimal numbers between -32768 and +32767 .

When the 16 -bit instruction code (or data) has been assembled it is listed in terms of field addresses and as a four-digit hexadecimal number with a decimal and hexadecimal address, and the operation code is stored in a buffer. At the end of assembly, the buffer (object code) is transferred to disc or direct to Harmoniac. The listing can be suppressed if desired.

Many common errors are detected and flagged. These are listed in "HAREF" Appendix 1. A summary of the errors and warnings and the memory space used is listed at the end of assembly, in case no other listing is generated. The warnings are to assist in the use of immediate mode - to make the programer aware that he is using a combination of addresses which cannot be used with the seven-bit immediate mode (which uses source one bit three). If the 7-bit mode is not in use, the instruction is valid.

Usually the scratch locations (16) are automatically allocated as the otherwise undefined variable destination labels are encountered, but it is possible to define a set of eight labels which become the first eight scratch labels. These do not use the third source bit and are thus always available for use.

The assembler takes source from disc in successive small files, each separately accessed by six character names. For a given assembly run only the first four characters of a name are used, the other two allowing separate editing of each of the small files. All files
assembled in one run must have the same first four characters. Hence a kind of linked assembly of several files is possible.

Results of an assembly are optionally sent direct to Harmoniac or placed in a disc file for later use.

### 4.2.1 Debug Utility "HBUG"

Since Harmoniac has no front-panel controls, all control must be exercised by software, using the direct memory-access port. To enable hardware and software verification a de-bugging program called "HBUG" was written to run on the host processor. The initial version of this runs on the ALPA-16 processor and was written in machine language, communicating via the TTY.
"HBUG" has facilities to inspect and change ("I") any location of the program and data memories as well as search ("S"), fill ("F") and copy ("C") facilities. These can be used for simple memory testing, using the "search for not equal" command (S nn.mm.v N") after the memory has been filled from $n n$ to $m m$ with value $v$ with a " $F$ " command. The instruction registers and scratch RAM registers are not directly accessible via the DMA port so a breakpoint subroutine was written for Harmoniac which copies all the registers into standard memory tables so that they can be communicated to the user. This facility is exercised using a " B " command which inserts calls to the breakpoint subroutine whenever they are needed. A few locations in each memory and a few registers in the scratchpad memory must be reserved for the breakpoint routine to operate smoothly.

### 4.2.2 "MTEST" Memory and Communications Tester

To verify that the DMA link to the host processor and Harmoniac's memory are in good working order, a simple diagnostic was written in

Fortran. This writes patterns into Harmoniac's memory and reports any discrepancies when they are read back. It does not use any of the processing circuitry in Harmoniac so it can be used as the first stage in isolating a fault. The patterns used are firstly fixed-bit patterns, then rotating patterns and then an incrementing binary number.

The program is called from disc in the Hewlett Packard 21MX host system.

### 4.3 Signal Processing Utilities Available for Harmoniac

This section describes some of the utilities written for Harmoniac which are now in use at the Speech and Language Research Centre.

### 4.3.1 Sine Wave Synthesis ("SINSUM")

A good general purpose utility for musical applications is a routine which can gnerate successive samples of a sum of sinusoids in real time. Such a utility is shown in Figs. 22, 24. It is based on a similar concept to the digital oscillator described in ref. 7. Parametric input is in a file of amplitudes and phase increments in memory one which can be changed at will by the host processor. Synchronisation with the sample rate set by the host is achieved through a location in memory defined as a flag. The host sets it to non-zero to initiate the processing for one sample and Harmoniac sets it back to zero when finished (see lines 70 to 75 for polling, lines 77 to 79 for reset, Fig. 22). Sample value is left in a predetermined memory location for the host to access. This routine produces 15 sinewaves with a 15 KHz bandwidth. There are several deficiencies in this routine which are corrected in a more advanced version shown in Fig. 23.

The version in Fig. 23 uses double-precision phase angles to achieve 2 ** 31 points in frequency over a 15 KHz range and it changes parameters only at a zero crossing so that no discontinuities are heard. It is used in the singing-voice resynthesis system described in 4.4 and appendix III. It uses a buffer to store a large number of samples and is not oriented towards real time operation (parameters are changed at every zero crossing for program simplicity).

A close look at the single-precision sine-synthesis routine in Figs. 24, 22 will clarify some programming techniques. A table of the phases of each sine wave starts at memory zero location zero. The phase increments and amplitudes are stored in a coefficients table in memory one starting at location 121. Overall amplitude is stored at memory one, location 120. The result and flag are at 100 and 101. The arithmetic control word is set for seven-bit immediate mode at location one of the program. The memory control word is set (at location zero) to sine to pop memory one (increment on a read) and push memory zero (increment on a store - update of phase). Program memory locations are given in decimal in the RH column of the listing.

Fig. 22
PPAGE 1 HARMONIAC ASSEMBLY OF: SINSUM GEN N SINES INE ADDR MEM. SOURCE CODE \#LABELS(JMP) \#CMTS DECODED OBJECT


Fig. 22



Fig． 23 （Contd．）
61＊（20 PARAM SETS ALLOWED）
G2．\＃MPY BY OVERALL AMPL


73 OLFE OOOO NOP
MAIN MEM BEGINS EM1． 20
7500140100256 \＃NHOP
76001509002304 物ENDRES
77001608002048 放RPTR
78 END RESULTS AREA OF M1
790017001420 WLITTLE
80 DATA FILE FOR MAIN MEM BEGINS EMO， 25 PARAMETERS INPUT FILE
81001900022 \＃PARIN
82001 A 07D0 2000
83 001B 00000
84001 C 00 C 8200
85 OO1D O1F4 500
86 ＊ENDS AT 118
87 DATA FILE FOR MAIN MEM BEGINS＠MO， 118 RUNNING PHASE TABLE
88007600000 斿ENDPIN
89007700000 FPHASES
90007800000 MSP
91 DATA FILE FOR MAIN MEM BEGINS＠M1， $60 * *$ PARAMETERS WORKING FILE
$92003 C$ OOO2 2 WNSINES TWICE NO．OF SINES REQ
$93003 D$ O3E8 1000 \＃AMPLA OVERALL AMPL
$94003 E 00000$ 非PHIAMP PHASE INC LSP
95 003F 07DO 2000 PHASE INC MSP
96004013885000 AMPL．OF THIS COMPDNENT
97 ＊THREE WORDS DESCRIBE EA COMPONENT
5 WARNINGS TOTAL
O ERRORS TOTAL

Block diagram of sine-wave synthesis algorithm (Harmoniac
machine language).

Fig. 24


An expanded block diagram of Harmoniac

Fig. 26

At location two of the program, memory one address is set to point at the first of the coefficients, beginning the loop which adds sine components to build up the resultant sample. The running-phase table address is initialised at location four and the initial value of the sample is zeroed at location five. At location six the current value of the running phase from memory zero is added to the phase increment. The updated value is stored back in memory zero at location nine. This phase is used to look up the sine table at location seven and the resultant sine is multiplied by the amplitude of this component (from memory one) in location eight. By location ten (Hexadecimal:A) the result of the multiply must be ready so it is added to the accumulating sample value in location ten and saved in location eleven (:B). A check is made at location twelve (:C) to see if all the sine components have been added in, if not a loop is made back to location seven. Note that the instruction after the jump is also part of the loop (location 14) and it is used instead of going back to the instruction at location six.

At the end of the loop the sample has accumulated and it is multiplied by the overall amplitude at locations $15(: F)$ and $17(: 11)$ and placed in memory where the host will find it at 22(:16) after waiting for the host to accept the previous result by polling the flag memory location in a small loop at 18(:12), 19(:13) and 20(:14) for zero flag. The flag is then set to one to tell the host that the new sample is ready (at 24(:18)). After this the program loops back to do the next sample.

The listing of the double-precision sine-synthesis subroutine in Fig. 23 (SINSUM in FFTIDS) has several improvements to make it more practical to use. Double-precision phase calculation gives
much finer control of frequency at a small cost in execution time ( $25 \%$ slower). It also detects positive zero crossings of the resultant waveform, changing the input coefficients only at these points to avoid step changes in the waveform. This section should be improved if real-time operation is required as the coefficients are changed at every zero crossing and every zero. It would be better to change at the first zero crossing of a buffer full of samples and do a default change of coefficients at the end of a buffer in coase no zero crossing occurred. (Limited space prevented this.)

Using a buffer, the double-precision sine-wave generator should be able to produce about eight to ten sines at a thirty microsecond sample rate. It has a signal to noise ratio of about 65 dB in the prototype of Harmoniac (see ref. 8, "Noise in Digital Oscillators").

### 4.3.2 Maths, FFT and Power Spectral Analysis Package

In appendix II can be found the listings of a spectralanalysis package designed for rapid generation of power spectra, pitch analysis and smoothing of power spectra. It includes several general-purpose mathematical routines such as division, integer logarithmic routines and an exponential base two. It is basically a cepstral analysis routine used for speech analysis. In the initial implementation at the Speech and Language Research Centre, this transform package is used together with display and A/D (analog to digital) routines to produce four-colour spectrograms on a television display with a hardcopy facility.

The FFT (Fast Fourier Transform) subroutine itself begins on page eight, location 307 (see right column) of the listing in
appendix II. It uses a software system for bit reversed reordering (at location 39 and following) so that it can be used for any number of points that is an integer power of two. A program which uses the bit-reverse jumpers on the main memories has been written which runs significantly faster, but it lacks flexibility in the number of points that can be used. The routine shown is a translation of one given in Fortran by Markel in ref. 9 ("FFT Pruning"), which gives a time saving when smoothing transforms are being executed. (Where the number of input points is less than the number of output points.) The time-saving check is performed at location 327. A normal 512-point complex transform takes approximately 35 millseconds using this routine.

The FFT inner loop contains twenty-five instructions, performing one "butterfly" of the transform per pass. Most of the instructions are used for address calculation. At locations 370372 can be seen a typical programming trick to allow the multiply instruction to execute fully without wasting any time waiting the one instruction delay required. Another instruction whose position was not very critical has been put between the initiation of the multiply and use of the result. This has been done to ensure the multiply was complete, although it was found to be unnecessary in the prototype.

The integer-divide subroutine can be found at location 198 in appendix II. It uses a conventional shift-left-and-subtract method and hence is not very fast. It was assumed that division will not be much used in signal processing. The inner loop contains eleven instructions, executed sixteen times so a division takes approximately thirty microseconds.

The integer logarithm (base "e") is from location 27 to 111. It is based on the fractional log base e from 84 to 111 , which calculates a power-series approximation to the logarithm. Execution takes approximately sixty microseconds. The log algorithm was translated from C.A.I. ALPHA-16 Assembler utilities. A table-look-up algorithm would be about sixty times faster.

The method used to call the FFT and the power spectrum options is a loop polling a single flag location which is set up by the host processor when some operation is to be performed on a buffer of data. This loop (from 0 to 20) does a series of comparisons in the "notequals" mode so that a given option is not performed until the number of that option appears in the flag location.

Nested subroutines are used throughout this package. This has been achieved by careful attention to subroutine heirarchy and reservation of scratch registers to store return points - Harmoniac does not have a hardware stack. As an example DPNEG(248) is used by $\operatorname{DIV}(198)$ which is used by LOGF (84) which is used by 1 LOGE(27) which is used by 1 LOG 10 (21) which is used by PWRLOG(155) which is used by PSPECT(465).

### 4.4 Signal Processing from the Host Computer

As an example of a full signal-processing algorithm which uses Harmoniac together with a host computer, a listing is given in appendix III of a singing-voice analysis and resynthesis routine which operates on the HP21MX in Fortran. It uses a modified version of the FFT package shown in appendix II for analysis with the sinewave resynthesis routine of Fig. 23 as one of the options (instead of the cepstrum option). This system has been implemented to re-
process noisy acoustic gramophone recordings of opera singers, and it has worked quite effectively, especially on the soprano voice. It is fully described in an article in the Speech and Language Research Centre's (S.L.R.C.) Working Papers which is included in appendix.III.

The system is arranged so that both computers are processing simultaneously for maximum speed, but program memory limitations on the prototype of Harmoniac required that the pitch extraction section by partly done in the HP21MX and this is the limiting factor on processing speed. (Approx. 500 milliseconds per ten milliseconds processed.) Note that block floating point has been used to maintain high amplitude precision in the FFT's.

### 4.5 Stand-Alone Operation

The use of read only memory (ROM) for the program and addition of some analogue interface circuitry would make it possible to use Harmoniac as a stand-alone signal processor. The ROMs have been provided in the prototype together with a switch which allows the ROMs to be the lowest part of memory so that execution will begin on the program in ROM when power is switched on. (See Fig. 7.)

The extra circuitry required to implement an analog interface would be: a real time clock (2 chips), an interrupt line (six chips), analogue to digital ( $A / D$ ) and digital to analogue ( $D / A$ ) converters (six chips) plus a $D C-D C$ converter to provide the negative supply required. This could not be implemented in the prototype because of a lack of space and time. In any case it would probably be cheaper and easier to use a standard 16 -bit microcomputer as a host so that standard interfaces could be provided.

### 4.6 Maximum Possible Speed

Great care was exercised in the initial design of Harmoniac to keep the timing as simple as possible with a minimum number of gate delays in the more critical paths in order to allow high speed operation. In the case of bus transfers, phases two and three are used to place the data on the bus while phase three provides the setup time for the input latch on each operation. The chip configuration used would allow a clock period of 35 nanoseconds per phase, worst case, but this cannot be achieved in practice because of the comparison function loop and the main-memory address counters.

To achieve a simple comparison facility, the loop was incorporated into the arithmetic unit (using 748181 chips). The comparison must either inhibit or allow the instruction which follows the comparison. To delay the decision of comparison any more than one instruction would make programming awkward. In order to inhibit the instruction following the comparison instruction and at the same time allow as much time as possible for the decision to be made, the result (true or false) of the comparison is used at the last possible point in the instruction execution. This is during phase three when the destination-enable pulse is generated via the demultiplexers 344 , 345,363 and 364 (Fig. 6, 74S138's). To be sure that no partial destination-enable pulse is generated, the comparison decision must be available at the input to these demultiplexers just before the start of phase three. The data upon which the comparison is to be made reach the arithmetic unit up to 43 nanoseconds after the previous phase three and the arithmetic unit may take up to 49 nanoseconds to deliver the decision back to chips 344 etc. (the demultiplexers). Hence the interval between the end of a phase three to
the start of the next phase three cannot be less than 92 nanoseconds. So the clock period must be 46 nanoseconds or more, giving an instruction execution time of 138 nanoseconds. The breakdown of these comparison delays is as follows: (Refer to Figs. 15 and 6.)

| PINS | CHIP NO. | CHIP TYPE | MAX. DELAY (nanoseconds) | SIGNAL GENERATED |
| :---: | :---: | :---: | :---: | :---: |
| 2, 3 | 350 | 74500 | 5 | from $\phi_{3 A}$ to demux. |
| 5, 9 | 344(etc) | S138 | 11 | through demux. to destination pulse |
| 1, 8 | 722 | S 30 | 5 ) | to clock at ALU |
| 1, 3 | 716 | S 00 | 5 ) | destination |
| 9, 3 | 704(etc) | S175 | 17 | to data at ALU (through latch) |
| 19, 14 | 700(etc) | S181 | 30 | to "=" output of ALU |
| 12, 11 | 725 | S 86 | 10.5) | through comparison. |
| 6, 7 | 724 | S158 | 7.5) | mode control to "COMP" |
| 2, 3 | 350 | S 00 | -2 | (only differential delay of 350 relevant) |
|  | IM LEAD LENGTH DELAY |  | 3 |  |
|  |  |  | 92 MAX | XIMUM DELAY <br> R COMPARISON |

This 92 nanoseconds represents the periods of two phases of the clock. Hence the worst-case minimum instruction sycle (three clock phases) is 138 nanoseconds if the comparison path is the limiting factor.

The main memories have a similar worst-case speed restriction. These will be analysed with reference to Fig. 10, where the memory write-enable pulses are generated, and Figs. 11, 12 which show the main-memory address generators. During the real cycles, there is no great problem as the address-change time and memory-access times are
just added together and need only be less than the full three-phase cycle by a margin of the time to charge up the bus and the setup time of the latch at the destination of the data. The address-change time is the time taken for the address counters on the memories to change after the previous read cycle (when "popping" data) and for that address to reach the memory chips. This period is 50 nanoseconds worst case for a read. The read-access time 60 nanoseconds worst case for the 93425 memory chips used. This bus-charge and setup time for the destination latch (8551) is 30 nanoseconds. These add up to a 140 nanosecond instruction cycle, but none of these periods need to be synchronised so that the worst-case conditions mentioned here are extremely unlikely to all occur together. It should be noted that there is a possible extra period of 8 nanoseconds in this cycle due to the $74 S 138$ destination demultiplexers. The S 138 which starts the address change may be different to that which latches the data at the destination so the difference between the maximum and minimum delays is relevant. This would lead to a possible 148 -nanosecond cycle but this is even more unlikely in practice.

The timing of the main-memory write cycle is a little more critical as the address change during a succession of "push" instructions to main memory must occur in less than one clock period as the other two clock phases $(2,3)$ are used to generate the writeenable pulse. The new address must be stable at the memory chip inputs a few nanoseconds before the write-enable pulse arrives (the address setup time). An analysis of the delays in the chain from the last write-enable to the new address follows:

| PINS | CHIP NO. | CHIP TYPE | MAX.DELAY (nanoseconds) | SIGNAL GENERATED (Figs. 10, 12) |
| :---: | :---: | :---: | :---: | :---: |
| 2, 12 | 58 | 74512 | 5 ) | from LWEI neg. edge |
| 11, 3 | 58 | S12 | 5 ) |  |
| 9, 3 | 59 | S00 | 5 ) | to addr. cntr. clock |
| 2, 14 | 31 (etc) | S161 | 10 | to addr. change out of cntr. |
| 6, 7 | 41 (etc) | S253 | 20 | to address at memory array (50 pF) |
| Total d | from LWEI | to address | $=45$ nanos | seconds |

The worst-case memory address setup time available before the next write to memory is:
$T_{\text {SUP }}=T_{\text {CLK }}-T_{\text {ADDRCH }}+T_{\text {WEDLY }}$
$T_{\text {ADDRCH }}$ is 45 nanoseconds
$T_{\text {WEDLY }}$ is the minimum delay from LWEI to the write-enable pulse to the whole memory array, assumed 3 nanoseconds

$$
\text { Hence } \begin{aligned}
T_{C L K}= & T_{\text {SUP }}+T_{\text {ADDRCH }}-T_{\text {WEDLY }} \\
= & 5+45-3 \\
= & 47 \text { nanoseconds, assuming } 5 \text { nanoseconds setup } \\
& \text { time on the } 93425 \text { or } 2125 \text { RAMs. }\left(T_{\text {SUP }}\right)
\end{aligned}
$$

The worst-case cycle-time limit due to main memory writes is 141 nanoseconds. This limit is more likely to be significant in practice than the read cycle because one slow memory chip or one slow address counter has a delay which is a greater proportion of the available time for the event, the address change, which must be completed in less than one clock period.

So, in a particular implementation of this design the most likely cause of the top-speed limit would be either the comparison
delay (max. 138 nanoseconds per instruction) or the memory-write cycle which leads to an instruction cycle of 141 nanoseconds. Hence the design speed could be set at 140 nanoseconds.

In the prototype it would be expected that an instruction time of better than 140 nanoseconds should be possible as the delays in typical chips are generally less than the maximum figures quoted above. In actual operation of complex algorithms the minimum instruction time was found to be approximately 150 nanoseconds. This was apparently due to jitter in the master clock generator which could be seen in its waveform. The jitter was due to the use of a voltage controlled oscillator ( 74 S 124) in a relatively noisy electrical environment. This jitter could cause certain instruction periods to be up to $20 \%$ shorter than the average.

Unfortunately, it was not possible to acquire a suitable crystal to test the machine at full speed, although an "outboard" oscillator would be possible if it used a separate power supply. In any case the performance of the machine was quite adequate for the tasks for which it was designed at the Speech and Language Research Laboratory.

Several ways to improve the speed of the compare operation are possible. One would be to use selected chips in this area for maximum speed. Another method that would give a similar speed in the comparison as in transfer and other functions is to reduce the number of gates in the comparison path by reducing the flexibility of the compare. This would eliminate chips 725 and 724 in Fig. 15, giving a cycle of 111 nanoseconds. Unfortunately, this method would make programming very awkward as only the "equals" compare would be
available. Another method would be to extend the time available for the comparison by making the conditional instruction the second one after the comparison rather than the first. The conditional instruction is usually a jump so the instruction which follows it is always executed, even if the jump is not. Hence the comparison at present usually takes three instruction times (one is the jump shadow) so it would take four instruction times if the compare execution was delayed. There would then be a "compare shadow" instruction as well. This would be rather awkward for the programmer, although it would allow an instruction cycle.

A fourth method would be the use of separate comparison hardware. This would avoid the destruction of the previous ALU contents which occurs in the prototype but would be very expensive in terms of extra hardware. This method would both speed up the cycle time as well as eliminating instructions currently used to save and restore the ALU contents in certain loops. All of these methods for improving the comparison speed were rejected because they were either too expensive to implement (especially since the available chassis space was full) or too awkward for the programmer. The use of a crystal-controlled clock generator should allow the machine to run at a speed limited only by the comparison or the memory address change time, that is 140 nanoseconds worst case. The direct memory access feature, which stops and restarts the main timing ring, is designed to operate at clock periods down to 30 nanoseconds so it is not a limiting factor on Harmoniac's speed.

## 5. CONCLUSION

Although Harmoniac has been successfully applied to most of the tasks for which it was designed, some areas leave room for improvement. The main limitation discovered was word length. Although 16 -bit words are adequate in most applications envisaged, it was found that 20 - or 24-bit data would have been desirable for FFT and filtering processes. In the FFT a kind of block floating point had to be used when 1024 PT. transforms were performed on 12-bit input data to avoid overflow during the transform, (i.e. pre-scaling and post-scaling of data). Extension of the machine to twenty bits would be quite easy except for the interface to a l6-bit machine. It would probably be simplest to provide direct access to the lower sixteen bits from the host and leave the program memory to sixteen bits.

The other area which could be improved in Harmoniac is processing speed. With the logic type and architecture used it should be possible to derive an instruction execution time of 110 nanoseconds maximum. It seems that this target was not met because of the method of comparison used (in ALU).

The most notable feature of this design is the use of only 16 -bit wordlength in the program memory while maintaining speed and efficiency of hardware usage. Most signal processors have employed very large wordlengths in the program memory so that several addresses could easily be provided simultaneously. The method used to keep the program word short was to keep the number of instructions small and to treat main memory ports and all instructions like a small address space of thirtytwo words. This has allowed very simple interfacing to cheap minicomputers and a low overall cost of implementation of a fast signal processor.

## REFERENCES

1. "The FDP, a fast Programmable Signal Processor", I.E.E.E. T.C. Vol. C20 No. 1 Jan. 71 pp. 33-38, Bernard Gold, Irwin Lehow, Paul McHew, Charles Rader.
2. "A Special Purpose Computer for Digital Signal Processing" De Mori, Renato, T - C 75, Dec. 1202-1211.
3. "Digital Filter realisations using a special purpose stored program computer", White and Nagle, I.E.E.E. T.A.E. Oct. 1972, pp. 289-294.
4. Microprocessor realization of a Linear Predictive Vocoder, Hofstetter, Tierney, Wheeler, I.E.E.E. A.S.S.P. Vol. 25 No.5, October 1977.
5. "Digital Signal Processing", Rabiner and Gold, 1977.
6. "G.A.S.P. A Fast General Purpose Signal Processor", Fensom, Smith and Ackland (University of Adelaide) paper given at the Conference on Computers in Engineering in 1978 Canberra, 23-25 August.
7. "A digital oscillator which can generate up to 256 sine waves in Real Time", Computer Music Journal No. 2, 1978.7 J. Snell
8. "FFT Pruning", J. Markel, I.E.E.E. Transactions on Audio and Electroacoustics, Vol. AU. 19 No. 4, December 1971.
9. "Array Processor Provides High Throughput Rates", W.R. Willmayer, Computer Design.

11 "Reflections in a pool of processors", S. Harbison and W.A. Wulf, Technical Report, Dept. Comput. Sci., Carnegie-Mellon University, Pittsburg, P.A., November 1977.
12. "Some Issues in Programming. Multi-mini-processors", A. Newell and G. Robertson, C.M.U. Report January 1975.
13. "Programming Issues raised by a multi-microprocessor", A.K. Jones, R. Chansler et al Proc. I.E.E.E., Jan. 1978.
14. "Real-Time Linear - Predictive Coding of Speech on the SPS-41 Triple Microprocessor Machine", Michael J. Knudsen I.E.E.E. \& A.S.S.P. Feb. 1975, 140-145.
15. "Microprogramming a mini-computer for fast signal processing", T. Mulrooney, Electronics, March 16, 1978.
16. Effects of finite register length in digital filtering and fast Fourier transforms", A.V. Oppenheim and C.J. Weinstein, Proc. I.E.E.E. Vol. 60, pp. 956-976, Aug. 1972.
17. The Technology of Computer Music, M.V. Mathews, M.I.T. Press, Mass. 1969.
18. "LDVT: High Performance mini-computer for real-time speech processing", presented at the 1975 EASCOM Conf. Washington, D.C., Sept. 29-Oct. 1, 1975.

## APPENDICES

## APPENDIX 1

PAGE 1 HARMONIAC ASSEMBLY OF ：HAREF 9 AUG 1979 ALL INSTR．SET LINE ADDR MEM SOURCE CODE WLABELS（JMP）＊CMTS DECODED OBJEC

```
2 NEW PROGRAM SEGMENT BEGINS QPM,O
3000O OOOO NOPCALL=NOP ,NOP #START (JSUE)
40001 0421 JMP =AFLGG , RETURN
500020842 IDADR =MOADR, I2
6 OOO3 OC63 ODAT =ALU , ALU
700041084 RSH/MC =MPYH ,MPYL
80005 14A5 SIN/AC =TRO1 ,TR1O
90006 18C6 MADR =M1ADR, I4
100007 1CE7 MDAT =MDAT1 , MDATO
110008 2108 ADD =Z1, ,Z1
120009 2529 AND = Z2 , 22
13000A 294A SUB =I1 , 23
140OOB 2D6B OR =I3 SOV
15000C 318C MPY =RSH ,SMPYAD
16 OOOD 35AD TRANS =23 ,SIN
17 OOOE 39CE COMP =24 , BUS1 *NOT INSTALLED
18 OOOF 3DEF MID/AD =Z5 , RMPYA *SETS NORMAL MPY
1 9 0 0 1 0 4 2 1 0 ~ S C R n n ~ = S C R n n ~ , ~ S C R n n ~
SOURCE DNE ERROR ! }9
SOURCE ZERO ERROR ! }9
20 %
21 FIRST 2 CHS ONLY REQ'D
22. NUMERIC SCE ZERO CAUSES IMMEDIATE MODE
2300118400 JMP =NOP , 非START IM 1 0 0
24 % SUBROUTINE JMP/RETURN SEQUENCE CAUSES
25 * THE "JMP SHADOW" INSTR STRAIGHT AFTER
26 * CALL TO BE EXECUTED TWICE-BEWARE!
27 * INSTRUCTION AFTER A JMP IS EXECUTED
28 * BEFORE! THE JMP ("JMP SHADOW").
29 "LABELS START WITH "抽", ARE 6CHS LONG.
30 * JMP DEST LABELS ARE IN 4TH FIELD.
31 SCRATCH UAR LABELS IN 1ST 3 FIELDS.
32 * DATA MEM ADDR LABELS IN 2ND FIELD
33*
34 * DURING 7 BIT IMMED INSTRS, NO HI SCR
35 * (>24) OR HI SCES(>7) AVAIL ON BUS 1.
36 * (AS BIT 3 OF SCE1 USED BY 7BIT IMMED)
37 GBIT IMMEDS GIVE ALL OPS AS NORMAL
38 * EXCEPT THAT SCR CANNOT BE WRITTEN.
39*
40 * RSH/MEM CONTROL BIT USAGE AS BELOW
41 * USE SUM OF OPTIONS REQ'D
42
43 % MEM1 STACK MEMO
44 年 BOTH!
45
46 FNORM (O): POP : STACK: NORM (O):POP(O)
47 %DOWN(32): (0) : (B) IDOWN (2):
48 % RAD(64):PUSH : NON(0): RAD (4): PUSH
49 * DMA(96): (16): | DMA (6): (1)
SO
51 * SIN/ARITH CONTROL BIT USAGE AS BELDW
S2 * USE SUM OF OPTIONS REQ'D
5 3 ~ \# N O T ~ E Q U ~ I ~ I M G ~ I C O M P A R E : O V \& H S ~ : A C ~ O U T \& ,
54 * (G4) & SET I TEST IRESET IRSH IN
55 *NORM EQU: (32): =(0) : IF (0): OV(O)
```



## APPENDIX 1 (Contd.)

PAGE 1 HARMONIAC ASSEMBLY OF : FFTIMN MAIN CALLING PROG FOR FFT LINE ADDR MEM. SOURCE CODE



| PAGE |  | 3 HA | RMONI AC | ASSEMBLY | OF：FF | FTILG |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 29 | 0024 | 3247 | MPY | ＊DP1 | MDAT G | GET EXP | BASE | $E$ |  | 12 | 18 | 7 |
| 30 | 0025 | 4484 | ＊DPO | MPYH | MPYL |  |  |  |  | 17 | 4 | 4 |
| 31 | 0026 | 3231 | MPY | 年DPO | \＃DPO \＃ | ＊LLEFT | LSP |  |  | 12 | 17 | 17 |
| 32 | 0027 | 4408 | 倖PO | NOP | Z1 |  |  |  |  | 17 | 0 | 8 |
| 33 | 0028 | A2EO | ADD | WZRO | 0 |  |  |  | IM | 8 | 23 | 0 |
| 34 | 0029 | 5460 | \＃T1 | ALU | NOP |  |  |  |  | 21 | 3 | 0 |
| 35 | ＊L．I | INE UP | BIN PT | WITH EXP | ONENT |  |  |  |  |  |  |  |
| 36 | OO2A | COL2 | CALL | NOP | ＊DPRT1 | ＊L INR |  |  | IM | 0 | 0 | 50 |
| 37 | 002B | A2A1 | ADD | 解T1 | 1 |  |  |  | IM | 8 | 21 | 1 |
| 38 | 002C | 5460 | \＃T1 | ALU | NOP |  |  |  |  | 21 | 3 | 0 |
| 39 | 002D | BAA5 | COMP | 制T1 | 5 |  |  |  | IM | 14 | 21 | 5 |
| 40 | OO2E | C40A | JMP | NOP | 挑L．INRT |  |  |  | IM | 1 | 0 | 42 |
| 41 | 002F | 3631 | TRANS | WDPO | ＊DPO |  |  |  |  | 13 | 17 | 17 |
| 42 | 0030 | 0418 | JMP | NOP | 蛢L／M |  |  |  |  | 1 | 0 | 24 |
| 43 | 0031 | 2082 | $A D D$ | TRANS | \＃DP1 |  |  |  |  | 8 | 5 | 18 |
| 44 | ＊ |  |  |  |  |  |  |  |  |  |  |  |
| 45 | ＊SI | INGLE | D．P．LOG | ICAL RIGH | HT OF \＃D | DPO |  |  |  |  |  |  |
| 46 | 0032 | D401 | SIN／AC | NOP | 33 | \＃DPRT |  |  | $I M$ | 5 | 0 | 33 |
| 47 | 0033 | 1220 | RSH | \＃DPO | NOP |  |  |  |  | 4 | 17 | 0 |
| 48 | ＊LOS | ST BIT | IN AFLO |  |  |  |  |  |  |  |  |  |
| 49 | 0034 | D402 | SIN | NOP | 34 SEE | LRSB\＆R | ROTATE |  | $I M$ | 5 | 0 | 34 |
| 50 | 0035 | 4580 | ＊DPO | RSH | NOP |  |  |  |  | 17 | 12 | 0 |
| 51 | 0036 | BCO9 | M1D／AD | NOP | \＃FFFEM1 |  |  |  | IM | 15 | 0 | 9 |
| 52 | 0037 | 24F1 | AND | MDAT | 䋨DPO |  |  |  |  | 9 | 7 | 17 |
| 53 | 0038 | 2С23 | OR | AFLG | ALU PUT | T IN CA | ARRY B | BIT |  | 11 | 1 | 3 |
| 54 | 0039 | 1060 | RSH | ALU | NOP RO | dtate r |  |  |  | 4 | 3 | 0 |
| $\begin{gathered} 55 \\ 58 \end{gathered}$ | 003A | A180 | ADD | RSH | 0 |  |  |  | IM | 8 | 12 | 0 |
| 56 | 003B | 0401 | JMP | NOP | RETURN |  |  |  |  | 1 | 0 | 1 |
| 57 | 003C | 4403 | \＃DPO | NOP | ALUU |  |  |  |  | 17 | 0 | 3 |
| 59 | ＊ |  |  |  |  |  |  |  |  |  |  |  |
| 59 | ＊ND | ORM BU | ILDS INT | TEGER EXP | ONENT |  |  |  |  |  |  |  |
| 60 | ＊IN | N ALU， | OUT EXP | MSP \＃DP 1 | ，FRAC LS |  |  |  |  |  |  |  |
| 61 | 003D | D400 | SIN | NOP | 32 | 澵NORM |  |  | IM | 5 | 0 | 32 |
| 62 | O03E | 9000 | RSH／MC | NOP | 0 |  |  |  | IM | 4 | 0 | 0 |
| 63 | 003F | B061 | MPY | ALU | 1 |  |  |  | IM | 12 | 3 | 1 |
| 64 | 0040 | B402 | TRANS | NOP | 2 |  |  |  | IM | 13 | 0 | 2 |
| 65 | 0041 | 58A0 | ＊T2 | TRANS | NOP |  |  |  |  | 22 | 5 | 0 |
| 66 | 0042 | FC17 | M1D／AD | NOP | ＊ H 4000 |  |  |  | IM | 15 | 0 | 55 |
| 67 | 0043 | A2EF | ADD | \＃2RO | 15 EXP | CNT |  |  | IM | E | 23 | 15 |
| 68 | 0044 | 4864 | ＊DP 1 | ALU | MPY | \＃NL．OC |  |  |  | 18 | 3 | 4 |
| 69 | 0045 | $24 E 4$ | AND | MDAT | MPY |  |  |  |  | 9 | 7 | 4 |
| 70 | 0046 | 32 C 4 | MPY | 紋T2 | MPY |  |  |  |  | 12 | 22 | 4 |
| 71 | 0047 | 38E3 | COMP | MDAT | ALU |  |  |  |  | 14 | 7 | 3 |
| 72 | 0048 | 8504 | JMP | NOP | \＄NL．OOP | UNTIL | BIT 1 | 14 SET | IM | 1 | 0 | 68 |
| 73 | 0049 | AA41 | SUB | 杪DP1 | 1 |  |  |  | IM | 10 | 18 | 1 |
| 74 | 004A | 0401 | JMP | NOP | RETURN |  |  |  |  | 1 | 0 | 1 |
| 75 | ＊ |  |  |  |  |  |  |  |  |  |  |  |
| 76 | ＊ |  |  |  |  |  |  |  |  |  |  |  |
| 77 | ＊L | OGF IS | FRACTIO | ONAL LDG | BASE E |  |  |  |  |  |  |  |
| 78 | 004B | 6401 | 4RTN3 |  | RETURN | WLOGF |  |  |  | 25 | 0 | 1 |
| 79 | 004C | 9804 | MADDR | NOP | WHLF |  |  |  | IM | 6 | 0 | 4 |
| 80 | 004D | 3652 | TRANS | \＃2RO | 讲DP1 |  |  |  |  | 13 | 23 | 18 |
| 81 | OO4E | 90A0 | RSH | TRANS | $\bigcirc$ |  |  |  | IM | 4 | 5 | 0 |
| 82 | O04F | 2987 | SUB | RSH | MDAT U | USUALLY | Y NEG | RESUL |  | 10 | 12 | 7 |












```
PAGE 14 HARMONIAC ASSEMBLY OF : FFTIDS
    890077 0000 0 #PHASES
    900078 0000 0 MSP
    91 DATA FILE FOR MAIN MEM BEGINS (MM1,60 ** PARAMETERS WORKING FILE
    92 003C 0002 2 #NSINES TWICE NO. OF SINES REQ
    9 3 ~ 0 0 3 D ~ 0 3 E E ~ 1 0 0 0 ~ \# A M P L A ~ O V E R A L L ~ A M P L ~
    9 4 0 0 3 E ~ 0 0 0 0 0 ~ H P H I A M P ~ P H A S E ~ I N C ~ L S P ~
    9 5 0 0 3 F ~ O T D O ~ 2 0 0 0 ~ P H A S E ~ I N C ~ M S P ~
    9 6 0 0 4 0 ~ 1 3 8 8 ~ 5 0 0 0 ~ A M P L ~ D F ~ T H I S ~ C O M P O N E N T ~
    9 7 \text { * THREE WORDS DESCRIRE EA COMPONENT}
    5 \text { WARNINGS TOTAL}
    O ERRORS T@TAL
```

PAOE 1 HARMONIAC ABSEMBLY OF : FFTIMN MAIN CALLING PROQ FOR FFT LINE ADDR MEM. SOURCE CODE WLABELS(JMP) *CMTS DECODED OE







| PAQE |  | 7 HA | ARMONIAC A | ASSEMBLY OF ：FFTIDV |  |  |  |  |  | 2 | 0 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 29 | OODE | O80B | IOADR | NOP | SOV | 疑POSDND |  |  |  |  |  |  |
| 30 | OOD9 | 3081 | MPY | TRANS | 4DPO＊ | PACK LSP |  |  |  | 12 | 5 | 117 |
| 31 | OODA | 4408 | ＊DPO | NOP | 21 |  |  |  |  | 17 | 0 | 8 |
| 32 | OODE | 50AO | 4CNT | TRANS | NOP |  |  |  |  | 20 | 5 | 0 |
| 33 | OODC | 2430 | 8UB | 薙DPO | \％ALUS | 程DIVL | SU日 | DIVOR |  | 10 | 17 | 16 |
| 34 | ＊RES | STORE | DIVIDEND | IF $Q V=1$ |  |  |  |  |  |  |  |  |
| 35 | OODD | B820 | COMP | AFLG | 0 |  |  |  | IM | 14 | 1 | 0 |
| 36 | OODE | C521 | IMP | NOP | ＊REST |  |  |  | IM | 1 | 0 | 225 |
| 37 | OODF | AE20 | OR | 策DPO | 0 |  |  |  | IM | 11 | 17 | 0 |
| 38 | OOEO | 2430 | SUB | ¢DPO | ＊ALUS | \＃DO REA | AL S | SUBTR |  | 10 | 17 | 16 |
| 39 | OOE1 | 3071 | MPY | ALU | 解DPO | 株EST |  |  |  | 12 | 3 | 17 |
| 40 | OOE2 | 4508 | \＃DPO | 21 | 21 |  |  |  |  | 17 | 8 | 8 |
| 41 | OOE3 | A281 | ADD | WCNT | 1 | \＃IN | NCR | CNT | IM | 8 | 20 | 1 |
| 42 | 00E4 | 5060 | ＊CNT | ALU | NOP |  |  |  |  | 20 | 3 | 0 |
| 43 | OOE5 | B870 | CIMP | ALU | 16 |  |  |  | IM | 14 | 3 | 16 |
| 44 | OOEG | 8536 | JMP | NOP | 䚊DIVL |  |  |  | IM | 1 | 0 | 220 |
| 45 | OOE7 | D400 | SIN／AC | NOP | 32 |  |  |  | IM | 5 | 0 | 32 |
| 46 | OOE8 | D413 | SIN／AC | NOP | 51 |  |  |  | IM | 5 | 0 | 51 |
| 47 | ＊MO | OVE OV | （0）INTO | MSP OF | REPM |  |  |  |  |  |  |  |
| 48 | 00E9 | 1220 | RSH／PMC | ＊DPO | NOP |  |  |  |  | 4 | 17 | 0 |
| 49 | \＃GET | T REM | SIGN SAME | IE AS DVD | END |  |  |  |  |  |  |  |
| 50 | OOEA | 3413 | TRANS | NOP | \％TEMP | GET DVI | DND |  |  | 13 | 0 | 19 |
| 51 | OOEB | BEAO | COMP | TRANS | $0<$ |  |  |  | IM | 14 | 5 | 0 |
| 52 | OOEC | C531 | UMP | NOP | \＃POSR |  |  |  | IM | 1 | 0 | 241 |
| 53 | OOED | 4580 | 䊉DPO | RSM | NOP | ＊REM | 1 PC |  |  | 17 | 12 | 0 |
| 54 | OOEE | 3620 | TRANS | ＊DPO | 0 |  |  |  | IM | 13 | 17 | 0 |
| 55 | OOEF | 2845 | Gub | TRANS | TRANS |  |  |  |  | 10 | 5 | 5 |
| 56 | OOFO | 4460 | 鲳DPO | ALU | NOP |  |  |  |  | 17 | 3 | 0 |
| 57 | OOF1 | BASO | COMP | ＊TEMP | 0 | ＊POSR |  |  | IM | 14 | 19 | 0 |
| 38 | OOF2 | C 536 | JMP | NOP | 4POSG |  |  |  | IM | 1 | 0 | 246 |
| 59 | ＊NE | GATE | MUGT IF RE | REQ＇D |  |  |  |  |  |  |  |  |
| 60 | 00F3 | B400 | TRANS | NOP | 0 |  |  |  | IM | 13 | 0 | 0 |
| 81 | 00F4 | 2881 | SUB | TRANS | WDPO |  |  |  |  | 10 | 5 | 17 |
| 62 | 00F5 | 4403 | WDPO | NOP | ALU |  |  |  |  | 17 | 0 | 3 |
| 63 | 00F6 | 041 C | UPMP | NOP | 終RTN1 | \＃POSQ |  |  |  | 1 | 0 | 28 |
| 64 | 00F7 | D404 | SIN／AC | NOP | 36 |  |  |  | IM | 5 | 0 | 36 |
| 65 | \％D | DOUBLE | E PRECISIO | IDN NEGAT | $E$ OF |  |  |  |  |  |  |  |
| 66 | OOF8 | 9000 | RSH／MC | NOP | 0 | ＊DPNEO |  |  | IM | 4 | 0 | 0 |
| 67 | 00F9 | D400 | SIN／AC | NOP | 32 |  |  |  | IM | 5 | 0 | 32 |
| 68 | OOFA | FC12 | M1D／AD | NOP | 4SONMSK | ＊GE | ET S | SGNMSK | IM | 15 | 0 | 50 |
| 69 | OOFB | B620 | TRANS | 算DPO | 0 |  |  |  | IM | 13 | 17 | 0 |
| 70 | OOFC | 2981 | SUB | TRANS | ＊DPO | \＃NE | EGAT | TE LSP |  | 10 | 5 | 17 |
| 71 | OOFD | $24 E 3$ | AND | MDATA | ALU | HCL | R S | GGN |  | 9 | 7 | 3 |
| 72 | OOFE | 4403 | 撽DPO | NOP | AL．U | ＊SA | AV L | SP |  | 17 | 0 | 3 |
| 73 | DOFF | 3881 | COMP | TRANS | 解DPO |  |  |  |  | 14 | 5 | 17 |
| 74 | \＃IF | LSP＝ | 10 MAKE MS | MSP COMPL | ，NOT NEG | ATE |  |  |  |  |  |  |
| 75 | 0100 | 8443 | JMP | NOP | ＊NOTO |  |  |  | IM | 1 | 0 | 259 |
| 76 | 0101 | $2 \mathrm{Ca5}$ | SUE | TRANS | TRANS | ＊NE | EG M | 9SP |  | 10 | 5 | 5 |
| 77 | 0102 | 0401 | LMP | NOP | RETURN |  |  |  |  | 1 | 0 | 1 |
| 78 | 0103 | 4460 | 榽DPO | ALU | NOP | ＊NOTO | ＊SA | AV MSP |  | 17 | 3 | 0 |
| 79 | 0104 | AA21 | SUB | 䥻DPO | 1 |  | \＃CO | OMPLEM | IM | 10 | 17 | 1 |
| 80 | 0105 | 0401 | JMP | NOP | RETURN |  |  |  |  | 1 | 0 | 1 |
| 81 | 0106 | 4460 | WDPO | ALU | NOP |  |  |  |  | 17 | 3 | 0 |

2．EXPONENTIAL BASE TWO

PAQE 8 HARMONIAC ASSEMBLY OF : FFTIEX





| PAQE | 12 HA | HARMONIAC | ABSEMBL | Y OF ：FF | TIDA |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 2 | ＊D．P．AD | ADD OF DPO | \＆DP1 T | O DPO，OV | ERR |  |  |  |  |  |
| 3 | $01 C 49000$ | RSH／MC | $=$ NOP | ， 0 | \＃DPAD |  | IM | 4 | 0 | 0 |
| 4 | $01 C 5$ FC12 | $2 \mathrm{MID} / \mathrm{AD}$ | ＝NOP | ，\％gGNMSK |  |  | IM | 15 | 0 | 50 |
| 5 | 016624 F 1 | AND | ＝MDAT | ，\＃DPO |  |  |  | 9 | 7 | 17 |
| 6 | 01C7 D400 | SIN／AC | ＝NOP | ， 32 |  |  | IM | 5 | 0 | 32 |
| 7 | 01c8 2072 | A ADD | ＝ALU |  | ADDL 0 | ORD |  | 8 | 3 | 18 |
| 8 | 01C9 24E3 | AND | ＝MDAT 1 | ，ALU | CLEAR | SIGN |  | 9 | 7 | 3 |
| 9 | 01CA 4403 | 3 紜DPO | man | －ALU | Losum |  |  | 17 | 0 | 3 |
| 10 | O1CE 3620 | TRANS |  | ，NOP |  |  |  | 13 | 17 | 0 |
| 11 | O1CC 2025 | ADD | ＝AFLG | －trans | ADD C | ARRY |  | 8 |  | 5 |
| 12 | O1CD D400 | SIN／AC | ＝NOP | ， 32 |  |  | IM | 5 | 0 | 32 |
| 13 | O1CE 2243 | ADD | ＝\＃${ }^{\text {P }} 1$ | ，All | HISUM |  |  | 8 | 18 | 3 |
| 14 | O1CF 0401 | MAP | ＝NOP | ，RETURN | RESLT | DPO |  | 1 | 0 | 1 |
| 15 | 01D0 4460 | 紜DPO | $=A L U$ | ，NOP |  |  |  | 17 | 3 | 0 |
| 2 | ＊ |  |  |  |  |  |  |  |  |  |
| 3 | ＊HI LEV | SPECTRUM | 1 CALLER |  |  |  |  |  |  |  |
| 4 | ＊ |  |  |  |  |  |  |  |  |  |
| 5 | 01D1 980A | MADDR | ＝NOP | ，\＃Pger | \＃PSPE |  | IM | 6 | 0 | 10 |
| 6 | 01D2 1C01 | MDAT | mNOP | ，RETURN | SAVER | ETURN |  | 7 | 0 | 1 |
| 70 | 0103 C 110 | CALL | ＝NOP | －MANN |  |  | IM | 0 | 0 | 112 |
| 8 | 01040000 | NOP | m | ， |  |  |  | 0 | 0 | 0 |
| 9 | $01 D 5$ c053 | CALL | ＝NOP | ，WFFT |  |  | IM | 0 | 0 | 307 |
| 10 | 01D6 0000 | NOP | $=$ |  |  |  |  | 0 | 0 | 0 |
| 11 | 01078038 | CALL | ＝NOP | －HPWRLOG |  |  | IM | 0 | 0 | 155 |
| 12 | 01D8 9000 | RSH | NOP | 0 |  |  | IM | 4 | 0 | 0 |
| 13 | 01D9 C579 | MMP | NOP | \＃MRET |  |  | IM |  | 0 | 505 |
| 14 | OLDA 980A | MADDR | ＝NOP | ，MPSPR |  |  | IM | 6 | 0 | 10 |
| 15 | ＊＝ | － |  |  |  |  |  |  |  |  |
| 16 | ＊SMOOTHE | ED PWR SP | ECT |  |  |  |  |  |  |  |
| 170 | O1DB 980B | MADDR | NOP | ＊PSSPR | \＃SSPE |  | IM | 6 | 0 | 11 |
| 18 | O1DC 1C01 | MDAT | NOP | RETURN |  |  |  | 7 | 0 | 1 |
| 19 | O1DD 8171 | CALL | NOP | \％PSPECT |  |  | IM | 0 | 0 | 465 |
| 20 | O1DE 0000 | NOP |  |  |  |  |  | 0 | 0 | 0 |
| 21 | ＊NOW DO | CEPSTRUM | XFORM |  |  |  |  |  |  |  |
| 22 | 01DF Cos3 | CALL | NOP | 敏FFT |  |  | IM | 0 | 0 | 307 |
| 23 | ＊do sear | RCH FOR H | HIGHEST | PEAK（PITC |  |  |  |  |  |  |
| 24 | ＊THEN TR | RUNCATE C | EfSTRUM | BY ZEROI |  |  |  |  |  |  |
| 25 | ＊HICH TI | IME ELEME | NTS |  |  |  |  |  |  |  |
| 26 | ＊AND PROD | ODUCE SMO | OOTHED S | PECTRUM B |  |  |  |  |  |  |
| 27 | ＊A trans | SFORM |  |  |  |  |  |  |  |  |
| 28 | OLEO 238B | ADD | \＃BASE | ＊L2／N1 |  |  |  | 8 | 29 | 27 |
| 29 | 01E1 5863 | \＃T2 | ALU | ALU |  |  |  | 22 | 3 | 3 |
| 30 | 01E2 BC06 | MID／AD |  | \＃SMOOTH |  |  | IM | 15 | 0 | 6 |
| 31 | O1E3 BCE3 | M1D／AD | MDAT | 粠M SET | FOR SM | MOOTH | IM | 15 | 7 | 3 |
| 32 | 01E4 9019 | REH | NOP | 25 PUS | H BOTH |  | IM | 4 | 0 | 25 |
| 330 | O1ES DA08 | SIN | NOP | 40 |  |  | IM | 5 | 0 | 40 |
| 34 | 01E6 A2EA | ADD | WZRO | 10 ＊V | OICINE | THRESHOLD | IM | 8 | 23 | 10 |
| 35 | 01E7 5463 | \＃T1 | AlU | ALU |  |  |  | 21 | 3 | 3 |
| 36 | 01Eg A3BF | ADD | \％${ }_{\text {Whas }}$ | 31 \＃云\＃＊ |  |  | IM | 日 | 29 | 31 |
| 488 |  |  |  |  |  |  |  |  |  |  |
| 37 | O1E9 187D | MADDR | ALU | 能BASE |  |  |  | 6 | 3 | 29 |
| 38 | ＊SCAN AL | ALL REALS | ABOVE F | ORMANT IN |  |  |  |  |  |  |
| 39 | ＊FOR HIG | ghest PEA | AK $\rightarrow$ PI | TCM PERIO |  |  |  |  |  |  |
| 40 | OIEA 3440 | TRANS | MOAD | NOP | \＃ZOT |  |  | 13 | 2 | 0 |
| 41 | O1EB AOEO | ADD | MDAT | $\bigcirc$ |  |  | IM | 8 |  | 0 |


| PAgE | －13 |  | MONIAC | ASSEMBLY | Y OF：F | FFTICL |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 42 | O1EC | 3AA3 | COMP | 率T1 | ALU＞ | PPREVIDUS | PMS？ |  | 14 | 21 | 3 |
| 43 | O1ED | 54 ES | \＃T1 | MDAT | TRANS | SKIP IF | T1 IS |  | 21 | 7 | 5 |
| 44 | ＊P | ITCH P | RIOD IN | N LSP OF | T1 AT E | END |  |  |  |  |  |
| 45 | QIEE | 3656 | COMP | MOADR | 姓T2 A | ALL DONE？ |  |  | 14 | 2 | 22 |
| 46 | QLEF | C5BA | JMP | NOP | WZOT |  |  | IM | 1 | 0 | 490 |
| 47 | O1FO | 9EEO | MDAT | 弗ZRO | 0 |  |  | IM | 7 | 23 | 0 |
| 48 | ＊D | ONE－PU | PITCH | PERIOD I | （ N MEM |  |  |  |  |  |  |
| 49 | O1F1 | 2AFD | SUB | 䋣ZRO | WMASE | REMOVE O | OFFSET |  | 10 | 23 | 27 |
| 50 | O1F2 | 2075 | ADD | ALU | 甡 1 |  |  |  | 8 | 3 | 21 |
| 51 | 01F3 | A061 | ADD | ALU | 1 ADD | DR LAGS BY | Y 1 | IM | 8 | 3 | 1 |
| 52 | O1F4 | BCB4 | M1D／AD | ALU | \＃PITCH |  |  | IM | 15 | 3 | 4 |
| 53 | 01F5 | C053 | CALL | NOP | 靿FFT | DO SMOOTH | HER | IM | 0 | 0 | 307 |
| 54 | \％R | ESTORE | M TO SA | AME AS L |  |  |  |  |  |  |  |
| 55 | O1F6 | BCO2 | MID／AD |  | 枅L |  |  | IM | 15 | 0 | 2 |
| 56 | O1F7 | BCE3 | M1D／AD | MDAT | 紼M |  |  | IM | 15 | 7 | 3 |
| 57 | 01F8 | 9808 | MADDR | NOP | 狏PSSPR |  |  | IM | 6 | 0 | 11 |
| 58 | 01F9 | B401 | TRANS | NOP | 1 | \＃MRET |  | IM | 13 | 0 | 1 |
| 59 | 01FA | BCAA | M1D／AD | TRANS | WRDYFL |  |  | IM | 15 | 5 | 10 |
| 60 | O1FB | 9400 | SIN | NOP | 0 |  |  | IM | 5 | 0 | 0 |
| 61 | O1FC | 0407 | JMP | NOP | MDAT |  |  |  | 1 | 0 | 7 |
| 62 | O1FD | D500 | SIN | NOP | 86 |  |  | IM | 5 | 0 | 96 |
| 6 WARNINGS TQTAL |  |  |  |  |  |  |  |  |  |  |  |
| 0 | ERRU | \％T07 | AL |  |  |  |  |  |  |  |  |

## A System for the Analysis and Resynthesis of the Soprano Singing Voice.

## INTRODUCTION

The electronic enhancement of vocal recordings made by the "acoustic" process has to date most usually involved some form of filtering, or, as in the case of the Soundstream Process adopted by R.C.A., compensation for postulated recording horn resonances. The inadequate musical accompaniment has typically been left intact and surface noise, turntable rumble etc., have at best been reduced but not eliminated.

This paper describes a more thorough-going noise-reduction algorithm which, under certain conditions, can take the voice alone from such early recordings and make it available to re-recording under modern conditions. It is basically an analysis/synthesis system in which FFT analysis produces consecutive power spectra from which the fundamental frequency, $F_{0}$, of the voice is continually estimated together with the changing amplitudes of its hamonics. From these two parameters the voice, and only the voice, is resynthesised. The block diagram of the system is shown in Figure 1.

Implementation has been in software on a dual processor system made up of an HP21MX computer ( 16 -bit) and Harmoniac, a 16 -bit high-speed computer designed for audio research at the Macquarie University Speech and Language Research Centre (1). Considerations of speed and accuracy have led to some complexity in the flow chart shown in Figure 1. The processes marked B, C and G are performed in Harmonis at the same time that the remainder of the algorithm is executed in the HP because the FFT and resynthesis are time-consuming on a conventional computer. There would be some advantage in performing the $F_{0}$ estimation in the faster computer but imitations on the available program memory have prevented this in the initial implementation.

SPECTRUM COLLAPSE F ESTIMATION
Time-domain (cepstral) techniques of $F_{o}$ estimation become less accurate as

(H)


Figure 1. Block diagram of noise-reduction algorithm.
voice $F_{0}$ increases and are not appropriate for the soprano voice in the upper part of its range. Moreover they do not work well in the presence of harmonic noise such as is provided by the old musical accompaniments.

In order to have the system cope well with all voice types a new algorithm for estimating voice $F_{0}$ was designed. It has proved reliable in the presence of both surface noise and most instruments. The algorithm has some similarities with Schroeder's harmonic product method (2) and with other frequency-domain methods such as the SIFT algorithms (3) (4), but has the peculiarities of not being dependent on peaks in the spectrum and of giving effectively less weight to the upper harmonics.

For each point (IK) in the log power spectrum which exceeds in amplitude'a variable preset threshold,starting at the left, an amplitude (KINC) is added to a collapsed-spectrum store, initially all zero, at frequencies which are integral approximations to the frequency of point (IK) divided by NI, where NI $=1,2,3 \ldots$ NAFMAX. NAHMAX, the maximum number of analysed harmonics, is preset for each run.

When $N I=1$, the (KINC) coming from point (IK) is equal to the spectral amplitude at point (IK). As NI increases, it becomes progressively less. The same process is repeated for each point in the spectrum which exceeds the amplitude threshold so that a set of (KINC)s is accumulated in each sub-multiple frequency position. When all is done, the frequency of the point of greatest amplitude in the collapsed spectrum can serve as a first estimate of the $\mathrm{F}_{\mathrm{o}}$ of the strongest harmonic sound present. In acoustic vocal recordings this is almost always the voice.

The Fortran program relevant to this part of the spectral-collapse algorithm is shown in Appendix A, lines 329 to 393.

The accuracy of the first estimate is not great, being only $+/$ - one point in the frequency spectrum. (With a 512 -point spectrum and a 12.5 KHz sample rate, each point represents 12.5 Hz ). In order to achieve greater accuracy, the original
log power spectrum is searched. The frequency of the second harmonic is estimated by doubling the first $F_{o}$ estimate. The largest peak in the spectrum near this frequency and within the error bounds is assumed to be the second harmonic and from its frequency a more accurate second estimate of $F_{o}$ is made. Should no significant harmonic be found in the expected region, the error bounds are increased by one point before moving on from it. The process is subsequently repeated on and on up the spectrum and it is the highest number significant harmonic, $N$, which is ultimately used to define $F_{o}$ which is calculated in floating point for good accuracy.

The Fortran listing of this part of the algorithm in in Appendix A, lines 394 to 450 .

The whole process is not excessively slow but, if the number of harmonics to be analysed and the number of spectral points to be treated are made large, it can be time-consuming on a normal computer. In the initial tests on acoustic recordings of Dame Nellie Melba, the recorded material was already bandifmited to about 2.5 KHz so only 256 points of the spectrum, i.e., about 3 KHz , were analysed and NAHMAX was set at 7. The $F_{0}$ estimation then took about 200 msec on the HP21MX, not including FFT and power spectrum.

## RESYNTHESIS ALGORITHM

Once $F_{o}$ is known to good accuracy it is easy to take the amplitudes of each component of the voice from the linear power spectrum (stage F, fig. 1) and then to resynthesize ten milliseconds of the waveform of the voice using machine language software in the Harmoniac. The resynthesis algorithm adds up a set of sine waves, which in this case are harmonically related, at the amplitudes in question. A block diagram is given in fig. 2.


Figure 2. Block diagram of sine-wave synthesis algorithm (Harmoniac machine language)

The algorithm keeps a table of the current phases of each of the sines and, for each sample being generated, the phases are incremented by amounts which depend on the frequency of the component. Hence the frequencies of the components must be converted to phase increments before being given to the synthesis algorithm. The phase of each component is used to look up a sine table, giving the maximum amplitude of the component at that instant. This amplitude is multiplied by the overall amplitude of the component and the result is accumulated with all the other components to produce the resultant pressure wave sample. In this algorithm ten milliseconds of samples are stored in a buffer after each new set of frequencies and amplitudes are received. To avoid discontinuities in the waveform at the start of a ten millisecond interval, the new set is not used until the waveform passes through a positive zero crossing. See Appendix B.

Frequency calculations are done to thirty-one bit accuracy so there is no problem with audible frequency steps. Noise level in the generated sinewaves is approximately 65 dB below peak signal level. The noise source is mainly from limitations on the number of phase steps (4096) and the number of amplitude steps in the sine table (2048 in the prototype of Harmoniac). This algorithm operates very quickly in Harmoniac machine language and is capable of producing up to ten sinusoids at a thirty microsecond sample rate in real time. It is used in the singing resynthesis in a buffered mode so that speed of execution is not important. Most of the execution time of the singing processing is spent in the pitch extraction algorithm and the FFT.

## PERFORMANCE AND DIFFICULTIES

At present the process yields good results when the accompaniment is not prominent but further work is needed to make it fully viable.

No non-harmonic components such as occur in fricatives have yet been added. They are few in early recordings in any case but it is clearly desirable that
some at least be "sketched in". No difficulty is anticipated in using a speech synthesiser for this purpose.

Apart from this, there are situations when dealing with the harmonic signal which call for special attention.

```
o Errors:
```

Type 1-Surface Noise
No $F_{0}$ result is produced when the information in the $\log$. power spectrum is below the threshold set for the spectrum-collapse algorithm. This is to avoid $F_{o}$ errors due to surface noise, but it can leave abrupt terminations and initiations which sometimes need overriding operator intervention to make smooth.

## Type 2 - Competing Voice

When the voice becomes lower in amplitude than the accompaniment the wrong $F_{o}$ may be selected. An algorithm has been developed which is manually guided only for the first point of an $F_{o}$ track and which thereafter uses the nearest large peak in the next spectral frame analysed each time until the voice stops or there is some other discontinuity. At present "starting points" for the $F_{0}$ tracks are inserted as comments on the digital magnetic tape after a preliminary analysis/resynthesis precedure has been run to allow the operator to locate points of discontinuity. Type 3 a Submultiple Voice

Accompanying instruments can cause difficulties even when their level is low if they have a fairly strong component at half the pitch of the voice. In this case the pitch extractor will build up this half pitch component as as a submultiple of the true fundamental, as its structure is such that it enhances all submultiples. In the case where only one or two harmonics of
the voice are present any algorithm could be forgiven for this type of error and in fact this is the condition which usually gives rise to it. Since all the correct harmonics are part of the series based on a half frequency fundamental the error is not quite as serious as others but unfortunately the creation of sudden new component at half the previous $F_{0}$ causes a discontinuity in the resynthesised waveform heard as a click.

To overcome this error the manually-guided $\mathrm{F}_{\mathrm{o}}$-tracking algorithm described above is again used. The incidence of the error is lower when the rate of change of harmonic amplitude is limited. See "Resynthesis Errors - Type 1 ".

## Resynthesis Errors

## Type 1 - Surface Noise

Some of the harmonics of the voice may be close in amplitude to the surface noise level and thus become audibly modulated by the surface-noise component in the analysis. At present this effect is reduced by the use of a resynthesis threshold causing components below a predetermined level in the linear power spectrum (which feflects recording signal to noise ratio) to be set at zero amplitude.

It has been found that if the surface noise is high, momentary peaks may still breakthrough this threshold and lead to objectionable intermittent false upper harmonics. These are noticeable as a sort of "high bubbling" when the signal-tonoise ratio is only 20 or 25 dB , but can occur to some extent at all signal-to-noise ratios.

To counter them further, the rate of change of harmonic amplitude is limited. The magnitude of the limitation represents a compromise between freedom from the false harmonics and ability to duplicate the original voice accurately. In the prototype only $+/-4.5 \mathrm{~dB}$ change in amplitude per 10 msec frame was allowed on each harmonic unless the amplitude of the harmonic in the previous frame was zero, in which case the initial amplitude of the component was set at the level of $t$
noise threshold. If all the components were zero in the previous frame, all harmonics were allowed to take the levels specified by the unmodified analysed spectrum.

## Type 2 - Marginal Discontinuities

This is not strictly a noise, but rather the discontinuity which may occur at the end and sometimes the beginning of sounds - an abrupt passing of the noise threshold when the signal can no longer be determined reliably by the pitch extractor. It causes the sound to terminate or begin suddenly typically at about - 25 dB for the Dame Nellie Melba tests. It should be possible to extend this dynamic range considerably by the use of an $F_{0}$ tracking algorithm or by manual control, but this has not yet been fully explored.

Type 3 - Very Rapid $F_{0}$ Change
This is caused by rapid $F_{o}$ changes which take place in a time less than the effective length of one transform analysis window, i.e. $100 \mathrm{msec} \mathrm{x} \frac{2}{3} \mathrm{msec}$ (factor of $z_{3}$ caused by Hanning window used). Such rapid changes broaden the spectral peaks and can cause errors in estimated $F_{0}$. Vibrato seems to be adequately well tracked but the rapid $F_{0}$ changes in the onsets of some plosives like ' $b$ ' and ' $d$ ' seem sometimes to be missed, with consequent 'slurring' of the consonant. It is proposed that this problem could be reduced by using an adaptive transform length which drops to one half or one quarter of its full length during rapid pitch or amplitude changes and in silences. The present implementation uses a 12.5 KHz sample rate and 1024 point transforms with 125 point ( 10 msec ) hop between analysis frames. Complications in software caused by over-lapping operations on different frames in the two computers have so far prevented implementation of the adaptive transform length. Resynthesis of plosives is often considered adequate as it is.

## CONCLUSION

The process described has already given very promising results and work continues on its refinement. While it cannot make intelligible a voice which is not intelligible,it has been shown able substantially to isolate and to improve the signal to noise ratio of a single voice recorded by the"acoustic" process. The cleaner the original recording the more successful the result.

The process seems likely to be of use for separating one voice from another but has not been applied as yet to this. It may also be of interest to writers of musique concrete to whom it gives the possibility to modify the discrete sound elements they assemble while in parametric form.

0329 0330 0331 0332 0333 0334 0335 0336 0337 0338 0339 0340 0341 0342 0343 0344 0345 0346 0347 0348 0349 0350 0351
0352 0353 0354 0355
0356
0357
0358 0359 0360 0361 0362 0363 0364 0365 0366 0367 0368 0369 0370 0371 0372 0373 0374 0375 0376 0377 0378 0379 0380 0381 0382 0383
0384 C CHECK FOR EDIT PITCH CORECTION
0385
0386
0387
C PITCH DETERMINATION FROM PWR SPECTRUM
C USING COLLAPSED SPECTRUM METHOD
2000 IPKLEV $=0$
$K P K S=0$
C COMPENSATE AMPL THRESH FOR PESCALING BEFORE FFT
C FIND NO OF SHIFTS DONE
$C$ IE THERE IS LESS NOISE VISIBLE IN SPECTRUM
IF (LTHRSH. LT. 1) LTHRSH $=1$
DO 2010 IK $=1$, NQRT
RBLDCK (IK) $=0$
2010 CONTINUE
C DO SUBMULTIPLE COLLAPSE OF SPECTRUM
C FIRST HALF OF SPECTRUM TO 3 KHZ
DO 2025 IK = PMIN, NQRT
IF (DISBUF (IK). LT. LTHRSH) GO TO 2025
DO $2025 \mathrm{NI}=1$, NAHMAX
$I K L=(((I K+I K) / N I)+1) / 2$
IF (DISBUF (IKL). LT. LTHRSH) GO TD 2025
IF (IKL. LT. PMIN. OR. IKL. GT. PMAX) \&O TD 2025
C GIVE PRIMARY COMPQNENT MORE PROMINENCE
C
$K I N C=D I S B U F(I K) / N I$
C ADD UPPER COMPONENT TO SUBMULTIPLE
2O26 RBLOCK (IKL) $=\mathrm{RBLOCK}(I K L)+K I N C$
2025 CONTINUE
2500 IEST $=0$
IPEST $=0$
DO 2510 IK = PMIN, PMAX
IF (RBLOCK (IK). LE. IEST) 60 TO 2510
IEST $=$ RBLOCK (IK)
IPEST $=I K$
2510 CONTINUE
IF (IEST. LT. 2*LTHRSH) IPEST $=0$
C CHECK FOR PITCH HALVING ERROR
$I P R=(I P E S T * 3.0+0.5)$
IPRI $=$ DISBUF (IPR)
IPR2 $=\operatorname{DISBUF}(I P R+1)$
IPR3 $=$ DISBUF $(I P R-1)$
$I F(I P R 2 . G T . I P R 1) I P R 1=I P R 2$
IF (IPR3. GT. IPR1)IPR1 $=$ IPR3
$I P E S H=(I P E S L+1) / 2$
2 IPEST $=2 *$ IPEST
IPESL $=$ IPEST
IPSAVE $=$ IPEST
C
C CHECK FOR EDIT PITCH CORECTION
$I N D=I A N D(P I T C H T(96+N O 1), 377 B)$
$I F$ (IND.GT. O) IPEST $=$ IND
LTHRSH $=$ LTHRH-IFIX $((A L O G(F L O A T(M A X L)) / A L O G 2) * 128.0+0.5)$
C THRESH MOVES DOWN WHEN DIVISOR IS LARGE AS SIGNAL IS STRONGER
C THIS IS A TIME CONSUMING SECTION - APPROX 120 MSEC FOR 256 PTS.
$I F(D I S B U F(I K)$. GT. IPKLEV) IPKLEV = DISBUF (IK)
C HISTOGRAM OF LOG SPECTRUM SUBMULTIPLES IS FINISHED
C GET HIGHEST ENTRY IN HISTOGRAM AS $15 T$ PITCH ESTIMATE
$C$ SET AS SILENCE IF CORRELATION OF SPECTRUM VERY POOR
IF (IPESH. EQ. IPEST. OR. IPESH+1. EQ. IPEST. OR. IPESH-1. EQ. IPEST
1. AND. IPR1. LT. LTHRSH+20. AND. 3*DISBUF (IPEST). LT. DISBUF (IPEST

## APPENDIX A (continued).

0388
0389
0390
0391
0392
$0393 \quad$
0394 0395 0396 0397 0398 0399 0400 0401 0402 0403 0404 0405 0406 0407 0408 0409 0410 0411 0412 0413 0414 0415 0416 0417 0418 0419 0420 0421 0422
0423
0424 C ESTIMATE P
0425 C USING ROUNDING
0426 0427 0428 0429 0430 0431 0432 0433 0434 0435 0436 0437 0438 0439 0440 0441 0442 0443 0444 0445 0446 0447
0448 0449

C
c save value in pitch table
C

NHARM $=1$
NER $=1$
$N S H=0$
$N A=8$
NPEST $=$ IPEST NBEST = IPEST
$W F I L E(1)=1$
C
$\mathrm{NSH}=\mathrm{NSH}+1$ ITHRSH $=$ IPKLEV/NA 2540 NPES $=$ NPEST

LPT $=0$

C GOT LARGEST
$\angle P T=D I S B U F(I K)$
2550 CONTINUE
C GOT LGEST PK

WFILE (LHARM) $=$ NPES

NER $=N E R+1$
QO TO 2556
C USE PK TO REFINE NPES
2555 NER $=1$
NBEST $=$ NPES
NHARM $=$ LHARM
2556 NA $=N A-2$
$\operatorname{IF}(N A . L T .2) N A=2$
2560 CONTINUE

2561 CONTINUE WRITE (1, 2530)PITCH
2530 FORMAT ("PITCH ",F7.2)
$\operatorname{PITCHT}(4 E+$ NOI $)=\operatorname{IPEST}$
C NOW WE HAVE A CRUDE PITCH ESTIMATE
C USE INDIVIDUAL HARMONICS FROM BOT OF SPECTRUM UP TO C PROGRESSIVELY REFINE THE PITCH ESTIMATE, STARTING AT FUND. C ASSUME INITIAL ESTIMATE MAY BE + OR- 1

C LOOK AT EA HARMONIC, REFINING EST IF WE CAN FIND MATCHING PEA!
C LDOK FOR LARGEST PEAK INSIDE RANGE OF EA HARMONIC

DO 2560 LHARM $=1$, NSHMAX
IF ((NPEST + NER). GE. INH) GO TO 2560
C THRESHOLD ON USEFULLNESS OF UPPER HARMS RISES W HARM NO.
C SET UP DEFAULT FOR NPES AS ESTIMATED HARMONIC POSITIUN

C TRY EA PT AROUND EXPECTED POSITION OF THE HARMONIC
DO $2550 I K=(N P E S T-N E R),(N P E S T+N E R)$
IF (IK. LT. 1) @O TO 2550
IF(DISBUF (IK). LT. LPT) GO TD 2550

IF (LPT. GT. ITHRSH) NPES $=I K$

C ESTIMATE POSITION OF NEXT HARMONIC
NPEST $=$ NPES $+(($ NPES + NPES $) /$ LHARM +1$) / 2$
C PUT PRESENT HARM FRQ IT TABLE FOR RESYNTH
IF (LPT. GT. ITHRSH) GO TO 2555
C NO SIGNIFICANT PEAK FOUND- GREATER POSS ERROR

C MAKE A NOTE OF BEST RELIABLE ESTIMATE SO FAR

C AT END OF ALL PEAKS, CALC F.P. PITCH
PITCH $=($ FLOAT $($ NBEST $) * F R E S L N) /(F L D A T(N H A R M))$
IF (PITCH.LT.PITMIN) PITCH $=0.0$
WRITE(1,2531)IPSAVE, IPEST, IND
2531 FORMAT ("CRUDEP $A$ ", IG," $B$ ", IG," $C$ ", IG)

0450
C

| APPENDIX B |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RUNNING SINUSOID SUMMATION SYNTHESIS |  |  |  |  |  |  |  |  |  |  |  |
| 3 | ＊＝， |  |  |  |  |  |  |  |  |  |  |
| 4 | ＊USES double precision phase addition |  |  |  |  |  |  |  |  |  |  |
| 5 | ＊FOR HIGH ACCURACY PITCH CONTROL． |  |  |  |  |  |  |  |  |  |  |
| 6 | ＊AMPL SUMMATION IS S．PRECISIDN． |  |  |  |  |  |  |  |  |  |  |
| 7 | ＊RUNS AS SUBROUTINE THAT CALCS NHOP |  |  |  |  |  |  |  |  |  |  |
| 8 | ＊PTS OF | WAVEFOR | M ON EA． | CALL（STAC | CKED） |  |  |  |  |  |  |
| 9 | 01CA 9008 | MC |  | 8 | 幾SINSU | UM ENTR |  | IM | 4 | 0 | 8 |
| 10 | O1CB 9400 | $A C$ |  | －IM7 S | SET |  |  | IM | 5 | 0 | 0 |
| 11 | ＊POP THE CNT／ADDR Parameters |  |  |  |  |  |  |  |  |  |  |
| 12 | ＊＊SET UP TO DO＂NHOP＂SAMPLES |  |  |  |  |  |  |  |  |  |  |
| 13 | 01CC BC15 | M1D／AD | NOP | \＃ENDRES |  |  |  | IM | 15 | 0 | 21 |
| 14 | O1CD 54E0 | \＃T1 | MDAT | NOP | PTS | 5 TO END |  |  | 21 | 7 | 0 |
| 15 | ＊SET UP PTR TO RESULTS STACK IN M1 |  |  |  |  |  |  |  |  |  |  |
| 16 | OICE 58EO | \＃T2 | MDAT | NOP |  |  |  |  | 22 | 7 | 0 |
| 17 | 01CF FCIC | M1D／AD |  | \＃NSINES | \＃SAMLOP |  |  | IM | 15 | 0 | 60 |
| 18 | O1DO E1F7 | ADD | MDAT | \＃PHASES |  |  |  | IM | 8 | 7 | 119 |
| 19 | $01 D 15063$ | \＃CNT | ALU | AlU |  |  |  |  | 20 | 3 | 3 |
| 20 | O1D2 B4E1 | TRANS | MDAT | 1 IS OVE | ERALL A | AMP |  | IM | 13 | 7 | 1 |
| 21 | 01D3 A460 | AND | ALU | 0 |  |  |  | IM | 9 | 3 | 0 |
| 22 | 01D4 4063 | \＃ALUS | ALU | ALU USE | ED FOR | SAMPLE |  |  | 16 | 3 | 3 |
| 23 | 01 D 5 D 917 | MADDR |  | \＃PHASES |  |  |  | IM | 6 | 0 | 119 |
| 24 | 01D6 9009 | MC |  | 9 | POP M1 | 1，PUSH |  | IM | 4 | 0 | 9 |
| 25 | $01 D 720 E 7$ | ADD | MDAT | MDAT ADD | D LSPS |  |  |  | 8 | 7 | 7 |
| 26 | 01D8 1－03 | MDAT | NOP | ALU | \＃SINLOP |  |  |  | 7 | 0 | 3 |
| 27 | 01D9 0000 | NOP |  |  | WAIT | T ON MO |  |  | 0 | 0 | 0 |
| 28 | O1DA 2027 | ADD | AFLG | MDAT |  |  |  |  | 8 | 1 | 7 |
| 29 | O1DB 20E3 | ADD | MDAT | ALU | ADD M | MSPS＊ |  |  | 8 | 7 | 3 |
| 30 | O1DC 1C03 | MDAT |  | ALU Pust | SH MSP |  |  |  | 7 | 0 | 3 |
| 31 | O1DD A068 | ADD | ALU | 8 ROUND | FOR SI | INE |  | IM | 8 | 3 | 8 |
| 32 | ＊ |  |  |  |  |  |  |  |  |  |  |
| 33 | ＊NOTE 65DB S／N POSS W 11B＊1024 SINE |  |  |  |  |  |  |  |  |  |  |
| 34 | O1DE 9478 | SIN／AC | ALU | 24 ROV\＆ | \＆SEE OV | V \＆$>=$ |  | IM | 5 | 3 | 24 |
| 35 | ＊MPY BY | AMPL OF | THIS COMPONENT |  |  |  |  |  |  |  |  |
| 36 | O1DF 30ED | MPY | MDAT | SIN |  |  |  |  | 12 | 7 | 13 |
| 37 | 01E0 2090 | ADD | MPYH | Halus u | UPDATE | SAMPLE |  |  | 8 | 4 | 16 |
| 38 | $01 E 14063$ | \＃ALUS | ALU | ALU |  |  |  |  | 16 | 3 | 3 |
| 39 | O1E2 3854 | COMP | MOADDR | P \＃CNT |  |  |  |  | 14 | 2 | 20 |
| 40 | O1E3 8578 | JMP |  | \＃SINLOP |  |  |  | IM | 1 | 0 | 472 |
| 41 | O1E4 20E7 | ADD | MDAT | MDAT NE | EXT LSP | P ADD |  |  | 8 | 7 | 7 |
| 42 | ＊ 12 Instruction inner loop |  |  |  |  |  |  |  |  |  |  |
| 43 | ＊NOW CHECK IF ZERO CROSSING SO CAN |  |  |  |  |  |  |  |  |  |  |
| 44 | ＊CHANGE PARAMETERS WITHOUT CLICK |  |  |  |  |  |  |  |  |  |  |
| 45 | O1E5 BA21 | CDMP | \＃DPO | HNEG EX | $\checkmark$ TO $>0$ |  |  | IM | 14 | 17 | 1 |
| 46 | 01E6 C56A | JMP |  |  | XEC IF | ＜＝0 NOW |  | IM | 1 | 0 | 490 |
| 47 | $01 E 70000$ | NOP |  |  |  |  |  |  | 0 | 0 | 0 |
| 48 | 01E8 C574 | JMP |  | \＃CONTIN | EXCE | IF IS $>$ |  | IM | 1 | 0 | 500 |
| 49 | 01E9 0000 | NOP | \＃ALUS |  | \＃NEG |  |  |  | 0 | 0 | 0 |
| 50 | 01Ea ba00 | COMP |  | 0 |  | $>=$ TEST |  | IM | 14 | 16 | 0 |
| 51 | O1EB C574 | JMP |  | \＃CONTIN | WCONT | I IF＜0 |  | IM | 1 | 0 | 500 |
| 52 | ＊BLOCK MOVE OF CONTROL |  |  | PARAMS |  |  |  |  |  |  |  |
| 53 | O1EC FC1C | M1D／AD |  | \＃NSINES |  |  |  | IM | 15 | 0 | 60 |
| 54 | O1ED 9819 | MADDR |  | \＃PARIN | （HOST I | INPUT） |  | IM | 6 | 0 | 25 |
| 55 | O1EE 9018 | MC |  | 24 PUSH | H1，POPO |  |  | IM | 4 | 0 | 24 |
| 56 | 01EF 22E7 | ADD | \＃ZRO | MDAT |  |  |  |  | 8 | 23 | 7 |
| 57 | O1FO 1C60 | MDAT | ALU | NOP | 知MOUP |  |  |  | 7 | 3 | 0 |
| 58 | O1F1 F956 | COMP | MOADR | 紜ENDPIN |  |  |  | IM | 14 | 2 | 118 |
| 59 | 01F2 6570 | JMP |  | \＃MOVP |  |  |  | IM | 1 | 0 | 496 |
| 60 | 01F3 22E7 | ADD | ＊ ZRO | MDAT |  |  |  |  | 8 | 23 | 7 |

## APPENDIX B continued.



## REFERENCES

1. P.M. Connor, "Harmoniac * A Digital Signal Processor" S.L.R.C. Working Papers, Macquarie University, 1981.
2. M.R. Schroeder, "Period Histogram and Product Spectrum: New Methods for Fundamental Frequency Measurement", JASA, Vol. 43, No.4, January, 1968.
3. A.M. Noll, "Pitch Determination of Human Speech by the Harmonic Product Spectrum, The Harmonic Sum Spectrum and a Maximum Likelihood Estimate," presented at the Symposium on Computer Processing in Communications, Polytechnic Institute of Brooklyn, Brooklyn, N.Y. Apr. 8 - 10, 1969.
4. J.D. Markel, "The Sift Algorithm for Fundamental Frequency Estimation", I.E.E.E., T.A.E., Vo1. AU-20 December, 1972.
5. Seneff, Stephanie, "A Real Time Harmonic Pitch Detector" I.E.E.E., T - A.S.S.P., Vol. 26, No. 4, August 1978.
6. R.L. Miller, "Performance Characteristics of an Experimental Harmonic Identification Pitch Extraction (Hipex) System", J.A.S.A., Vol. 47, June 1970.
7. W.H. Tucker, "A Pitch Estimation Algorithm for Speech and Music" I..E.E.E., T-A.S.S.P., Vol. 26, No.6, Dec. 1978.
8. T.W. Parsons, "Separation of Speech from Interfering Speech by means of Harmonic Selection", J.A.S.A., Vol. 60, No. 4, October 1976.

PAGE 0001
FTN4 COMPILER: HP24177 (SEPT. 1974)

0001
0002
0003
0004
0005
0006
0007
0008
0009
0010
0011
0012
0013
0014
0015
0016
0017
0018
0019
0020
0021
0022
0023
0024
0025
0026
0027
0028
0029
0030
0031
0032
0033
0034
0035
0036
0037
0038
0039
0040
0041
0042
0043
0044
0045
0046
0047
0048
0049
0050
0051
0052
0053
005
0055
0050

FTN, L. C
SUBRDUTINE HASSY
C ON FILE "HARA7"
C BY P.M. CONNGR MACQUARIE UNIV S.L.R.C
C REVISION TTH SEPT 1979 (WARNINGS, LAST ADDR)
COMMON RFILE
COMMON LLINE
INTEGER RFILE(20, 100), FNUMB, COMAND, FNAME (3), HLIST (3) INTEGER HEXL(4), HEXA(4)
INTEGER LLINE (80)
INTEGER AFNAME(3)
INTEGER HOBJN(3)
INTEGER OFILE(1000), $\operatorname{TNAME}(3), \operatorname{OFNAME}(3), \operatorname{CFILE}(20,100)$
INTEGER ERFILE(20)
INTEGER SYMBT $(7,100)$
INTEGER SCRSYM(6,17)
INTEGER DEST(20), SCE1(19), SCEO(19)
INTEGER ERD, ERSO, ERS1, COFIL (1000)
DATA TNAME/2HHM/, OFNAME/2HHB/
DATA ERFILE/2HMP, 19*0/
DATA DEST/2HNO, 2 HJM, $2 H I D, 2 H O D, 2 H R S, 2 H S I, 2 H M A, 2 H M D$,
系2HAD, 2HAN, 2HSU, 2HOR, 2HMP, 2HTR, 2HCO, 2HM1, 2HSC, 2HCA, 2HUS, 2 H
DATA SCE1/2HND, 2HAF, 2HMO, 2HAL, 2HMP, 2HTR, 2HM1, 2HMD,
+2HZ1, 2HZ2, 2HI1, 2HI3, 2HRS, 2HZ3, 2HZ4, 2HZ5, 2HSC, 2HJS/
DATA SCEO/2HNO, 2HPS, 2HI2, 2HAL, 2HMP, 2HTR, 2HIA, 2HMD,
\#2HZ1, 2HZ2, 2HZ3, 2HSO, 2HSM, 2HSI, 2HBU, 2HRM, 2HSC, 2HRE/
DATA IRCDE/10/, IBEEP/3400B/, ICON/103日/
DATA HLIST/2HHL, 2HIS, 1HT/, FNAME/2HHM/
DATA ICLR/15473B/
DATA AFNAME/2HHM/
DATA ICON4/1607B/
DATA HOBJN/2HHO, 2HBJ, 2H1 / ISTRT $=-2$
20 WRITE(1,21)IBEEP, IBEEP
21 FORMAT(A2, "NAME OF PROG TO BE ASSEMBLED (4KEY CH)..." \#A1, "-(")
$\operatorname{READ}(1,22)$ FNAME
22 FORMAT(3A2)
IF(FNAME (1).EQ. 2H ) RETURN
$\mathrm{L} U=1$
$L I=1$
WRITE (1, 845)
845 FORMAT (" LIST ON VT(1), LP(6) OR NONE(0)?","_")
$\operatorname{READ}(1, *) L U$
IF(LU. EQ. O) LU=99
IF.(LU. NE. 99)LI=LU
WRITE (1, 848)
848 FDRMAT ("SAVE ON DISC(D) OR SEND TO HARMONTAC(H)?"," m")
READ (1, 849) LOBJD
849 FORMAT(A1)
$K Z R O=0$
DO 100 FNUMB $=0,99$
90 CALL ASCII(FNUMB, AFNAME)
CALL EXEC (18, AFNAME, ISECT)
IF (ISECT. EQ O) GOTO 120
CALL EXEC (14, ICON, RFILE, 2OOO, AFNAME, O)
IF(RFILE(1,1). $E Q .0) K Z R O=K Z R O+1$
IF (KZRO. GT. 20) GO TO 120
DO $99 \mathrm{~J}=1,2$
IF (RFILE (J, 1). NE. FNAME (J)) GOTO 100
99 CONTINUE
C RESET LIST LINE COUNT WHEN CHANGING FILES FOR READER'S CONVENIE
L.INE $=2$
GOTO 140
100 CONTINUE
120 WFITE (1,130)
130 FORMAT(/"FILE DOES NOT EXIST , TRY AGAIN.........."/)
QO TO 903
140 IF (ISTRT. GE. O) GO TO 141
C GENERATE A JUMP SYMEOL TABLE
IF (ISTRT. GE. -1) GO TO 142
$I A D D=0$
ISTRT $=-1$
ISYPT $=1$
DO $3003 K=1,700$
3003 SYMBT $(K)=1 H$
C INITIALISE BOTH UMP \&SCR SYMBOL TABLES
DO $3004 \mathrm{~K}=1,102$
$3004 \operatorname{SCRSYM}(K)=1 \mathrm{H}$
NSYMB $=0$
C NOW BUILD SYMBOL TABLE FOR CURRENT FILE
C - UUMP \& MAIN MEM ADDR SYMBOLS
142 JSTRT $=20$
DO $2901 K=2,100$
IF (RFILE $(1, K), E Q .0) \quad G O T O 3001$
CALL PULLH(K)
IF (LLINE (1).EQ. 1H^. OR. RFILE (1,2).EQ. O) GO TO 3100
IF (LLINE(1).EQ. 1H\$) GO TO 3000
C SET PADDR WHEN WE FIND IT
IF (LLINE (1). NE. IHE) GOTO 3007
IF (LLINE (2).EQ. 1HP) JSTRT=20
IF(LLINE (2).EQ. 1HM) JSTRT=6
CALL NUMB (LLINE, 5, IADD, ISTAT, 0, 8192)
$3007 \mathrm{DO} 3005 \mathrm{~J}=1,40$
C EA LINE SCANNED FOR "*" (IGNORE $15 T$ 2O CHS)
IF (LLINE(J). EQ. 1H*) GO TO 3000
IF (J. LT. JSTRT) GO TO 3005
IF (LLINE (J). NE. IH\#) GO TO 3005
C GOT A LABEL - STACK IT
SYMBT (ISYPT+6) = IADD
$15=0$
D0 $3011 \quad J T=J+1, J+G$
SYMBT (ISYPT+JS) = LLINE (JT)
$J S=J S+1$
IF (LLINE (JT).EQ.1H ) GO TO 3012
IF ( ISYPT. LT. 700) GO TO 3011
WRITE (LI, 3020)
3020 FORMAT("1 SYMBOL TABLE OVERFLOW HAS DCCURRED !!!!!")
GO TO 3100
3011 CONTINUE
$3012 \quad$ ISYPT $=1 S Y P T+7$
NSYMB $=\mathrm{NS}$ SMB +1

PAGE 0003 HASSY FTN4 COMPILER: HP24177 (SEPT. 1974)

0113
0114
0115
0116
0117
0118
0119
0120
0121
0122
0123
0124
0125
0126
0127
0128
0129
0130
0131
0132
0133
0134
0135
0136
0137
0138
0139
0140
0141
0142
0143
0144
0145
0146
0147
0148
0149
0150
0151
0152
0153
0154
0155
0156
0157
0158
0159
0160
0161
0162
0163
0164 C GO BACK TO $15 T$ FILE TO ASSEMBLE ALL FILES
$01653100 \quad$ ISTRT $=0$
0166
0167
0168
GOTO 3000
3003 CONTINUE
3000 IF (LLINE (1). NE. 1HE. AND. LLINE (1). NE. 1H*. AND. LLINE (1). NE.制1H\%. AND. LLINE (1). NE. 0) IADD=IADD+1

IF (LLINE (1). NE. 1H\$) QO TO 3001
C HERE DOING HI PRIORITY SCRATCH SYMBOL LIST (MUST BE $1 S T$ IN PROG $M P R C=2$
DO 317 KPRC=KPRC, 40
IF (LLINE (KPRC).EQ. 1H非) GO TO 316
GO TO 317
C INSERT HI PRIORITY SCR SYM (G CHS)IF IT'S NOT IN
316 DO $381 \mathrm{KSCY}=1,16$
DO 382 JSC $=1,6$
IF (SCRSYM (1,KSCY).EQ. 1H ) GO TO 319
IF (LLINE (JSC+KPRC). NE. SCRSYM (JSC, KSCY)) GO TO 381
IF(SCRSYM (JSC, KSCY). EQ. IH ) GO TO 317
382 CONTINUE
C GOT MATCH -LEAVE ALONE
GO TO 317
381 CONTINUE
GO TO 384
319 DO $318 \mathrm{KPCC=}=1,6$
SCRSYM $(K P C C, K S C Y)=L L I N E(K P R C+K P C C)$
318 CONTINUE
GO TO 317
384 WRITE(LI,3022)
3022 FORMAT(") PRIORITY SCRATCH TABLE DVERFLOW !")
GO TO 3001
317 CONTINUE
3001 IF (LLINE (1). NE. 1H * ) GO TO 2901
$C$ DEST IS SCRATCH SYMBOL-PUT IT IN TABLE IF NOT ALREADY THERE
DO $3510 \mathrm{KSCY}=1,16$
DO $3520 \quad \mathrm{JSC}=1,6$
IF (SCRSYM (1,KSCY). EQ. 1H ) GOTO 3570
IF (LLINE (JSC+1). NE. SCRSYM (JSC, KSCY)) GO TO 3510
IF (SCRSYM (JSC, KSCY). EQ. IH ) GO TO 2901
3520 CONTINUE
C MATCH FOUND
GOTO 2901
3510 CONTINUE
C IF TABLE FULL \& NO MATCH->ERROR
WRITE (LI, 2904)
2904 FORMAT ("/ TOO MANY SCRATCH SYMBOLS !")
GO TO 2901
C PUTTING IN A NEW SYMBOL
3570 DO $3560 \quad \mathrm{JSC}=1,6$
3560 SCRSYM $($ JSC,$~ K S C Y)=$ LLINE $(J S C+1)$
2901 CONTINUE
C FILE FINISHED - GET ANOTHER
GO TO 100
C NOW FINISHED BUILD OF SYMBOL TABLES SO

GO TO 849
C
C SYMB TABLE FINISHED - INITIALISE FOR ASSY

PAGE 0004 HASSY FTN4 COMPILER: HP24177 (SEPT. 1974)


PAGE 0005 HASSY FTN4 CDMPILER: HP24177 (SEPT. 1974)

0225
0226
0227
0228
0229
0230
0231
0232
0233
0234
0235
0236
0237
0238
0239
0240
0241
0242
0243
0244
0245
0246
0247
0248
0249
0250
0251
0252
0253
0254
0255
0256
0257
0258
0259

IF (IDAT.EQ. IHD) GO TO 981
C NOW START ON PROGRAM ASSEMBLY C RESET DEFAULT ORG INDIC AS WE ARE ABOUT TO DO SOME PROGRAM KORGI $=0$
C (CAN NO LONGER OVERWRITE DEFAULT C C DO DEST FIRST ( CHECK IF SYMBOLIC SCRATCH) C

IF (LLINE (1). NE. 1H\#) GO TO 358
C DEST IS SCR SYMBOL-CHECK IF ALREADY IN SCRSYM-PUT IN IF NOT (UOF DO 351 KSCY=1, 16 DO $352 \quad J S C=1,6$
IF (SCRSYM (1, KSCY).EQ. 1H ) GOTO 357
IF (LLINE (JSC+1). NE. SCRSYM(JSC,KSCY)) GO TO 351
IF (SCRSYM (JSC,KSCY).EQ. 1H ) GO TO 353
352 CONTINUE
C MATCH FOUND
353 KDAD $=K S C Y-1$ GO TO 354
351 CONTINUE
C IF TABLE FULL \& NO MATCH-DERROR
ERD $=4$
KDAD $=0$
GO TO 354
C PUTTINE IN A NEW SYMBOL.
357 DO 356 JSC $=1,6$
$356 \operatorname{SCRSYM}(J S C, K S C Y)=\operatorname{LLINE}(J S C+1)$ GO TO 353
C NORMAL "OP2 DESTINATION PROCESSING FOLLOWS
358 DO $300 \mathrm{KDAD}=1,20$
IF (RFILE (1, J). EQ. DEST(KDAD)) GOTO 320
300 CONTINUE
IF (RFILE (1, J). NE. 2HMC) GO T0 2800
$K D A D=5$
GOTO 320
2800 IF (RFILE (1, J). NE. 2HAC) GO TO 2801
$K D A D=6$ GO TO 320
2801 CONTINUE
IF (RFILE $1, \mathbf{1})$. NE. 2HEO) GO TO 301
$M D A D=2$
GO TO 320
301 KDAD=1
302 ERD $=1$
$320 \quad K D A D=K D A D-1$
IF (KDAD.EQ. 16) GO TO 350
$I F(K D A D \cdot E Q \cdot 17) K D A D=0$
IF (KDAD.EQ. 18) KDAD $=0$
IF (KDAD. NE. 19) GO TO 303
$K D A D=0$
$K D A=0$
$K S 1 A D=0$
$K S 1=0$
$M S O A D=0$
$K S O=0$
GO TO 600

PAGE 0006 HASSY FTN4 COMPILER: HP24177 (SEPT. 1974)

0281
0282 0283
0284
0285
0286
0287
0288 0289 0290 0291 0292 0293 0294 0295
0296
0297
0298
0299 0300 0301 0302 0303 0304 0305 0306 0307 0308 0309 0310 0311 0312 0313 0314 0315 0316 0317 0318 0319 0320 0321 0322 0323 0324 0325 0326 0327 0328

```
303 CONTINUE
    GO TO 360
3 5 0 ~ C A L L ~ P U L L H ( J )
C SCRATCH DEST PROCESS
    CALL NUMB (LLINE, 4, KDAD, ERD,0,15)
354 ISCRP=1
KDAD=KDAD +16
C NOW CHECK FOR FORBIDDEN SEQUENCE OF DESTS
360 IF(RFILE(1,J).EQ.LDEST) ERD=2
    LDEST=0
    DO 370 KERP=1,20
    IF(RFILE(1,J).EQ.ERFILE(KERP))LDEST=ERFILE(KERP)
370 CONTINUE
C
C NOW DO SOURCE ONE
C
KDA=KDAD
C CHECK FOR SYMBOLIC SCR SOURCE 1
    IF (LLINE (9). NE. 1H#) GO TO 458
C IT IS SYMBOLIC SCR,FIND IT & REPLACE WITH ADDR
    DO 451 KSCY=1,17
    DO 452 JSC=1,6
    IF(LLINE(9+JSC). NE. SCRSYM(JSC,KSCY)) GO TO 451
    IF(SCRSYM(USC,KSCY).EQ. 1H ) GO TO 453
    452 CONTINUE
    C MATCH
    453 KS1AD =KSCY-1
    GOTO 454
451 CONTINUE
    ERS1=5
    KS1AD=0
    GO TO 454
    458 DO 400 KS1AD=1,18
    IF(RFILE(5,J).EQ.SCEI(KS1AD)) GO TO 420
    400 CONTINUE
    IF(RFILE(5,J).NE. 2H ) GO TO 401
    KS1AD=0
    GO TO 460
    401 KS1AD = =1
    402 ERS1 = 1
    420 KS1AD=KS1AD-1
    IF(KS1AD.EQ. 16) GO TO 450
    IF(KS1AD.EQ. 17) KS1AD=1
    GOTO 460
    450 CALL NUMB (LLINE,12,KS1AD, ERS1,0,15)
    454 KS1AD=K51AD+16
    IF(ISCRP. NE. O)ERS 1=99
    C LATER DO SOURCE ONE ERROR CHECK
    C
    C NOW SOURCE ZERO
    C
    460 KS1=KS1AD
    IF(RFILE(9, Ј).EQ.2H ) GO TO 533
    IF(LLINE(17). GE. 1HO. AND. LLINE(17). LE. 1H9) GO TO 544
    IF(LLINE(17).NE. 1H%) GO TO 558
C SYMBOLIC SCE ZERO
```

PAGE 0007 HASSY FTN4 COMPILER: HP24177 (SEPT. 1974)

C CHECK IF IT IS JMP SYMBOL OR SCR SYMBOL
IADI $=0$
IF (KDAD. EQ. 1. AND. KSIAD. EQ. O) GO TO 4000
IF (KDAD. EQ. O. AND. KSIAD. EQ. O) GO TO 4000
$C$ SEE IF IT'S MEM ADDR $15 T$
GO TO 3990
4070 DO $551 \mathrm{KSCY}=1,17$
DO $552, J S C=1,6$
IF (LLINE (17+JSC). NE. SCRSYM (JSC, KSCY)) GO TO 551
IF (SCRSYM (JSC, KSCY). EQ. IH ) GO TO 553
552 CONTINUE
C MATCH
$553 \quad K S O A D=K S C Y-1$
GO TO 554
551 CONTINUE
C NO SYMBOL WAS FOUND -ERROR
$K S O A D=1$
$E R S O=3$
GO TO 520
C SET UP IMMEDIATE JUMP TO LOCATION GIVEN IN JMP SYMBOL TABLECO-
C OR MEM ADDR LABEL FIND
$3990 \quad I A D I=1$
4000 DO $4001 \mathrm{KSCY}=1$, NSYMB
DO $4010 \quad J S C=1,6$
IF (LLINE (17+JSC). NE. SYMBT (JSC, KSCY)) GO TO 4001
IF (SYMBT (JSC, KSCY). EQ. 1H ) GO TO 4011
4010 CONTINUE
C GOT FULL MATCH
$4011 \mathrm{KSOAD}=\mathrm{SYMBT}(7, K S C Y)$
IF (KSOAD. LT. O. OR. KSOAD. GT. 2047) ERSO=101
$K S O=K S O A D$
IF (IADI.EQ. 1) GO TO 545
GO TO 4060
4001 CONTINUE
C NO SYMBOL WAS FOUND TO MATCH - POSSIBLY A SCR SYMB -TRY
GO TO 4070
C NORMAL SCR O OPERATION SCAN
558 DO $500 \mathrm{KSOAD}=1,18$
$\operatorname{IF}(\operatorname{RFILE}(9, \jmath) . \operatorname{EQ} \cdot \operatorname{SCEO}(K S O A D))$ GO TD 520
500 CONTINUE
$501 \quad \mathrm{KSOAD}=1$
$502 \quad E R S O=1$
$520 \quad K S O A D=K S O A D-1$
IF (KSOAD. EQ. 16) GOTO 550
$I F(K S O A D . E Q .17) K S O A D=1$
KSO=KSOAD
GO TO 600
C SET SCEO =SCE1 IF NO SCEO SPECIFIED
533 KSOAD $=K$ K1AD
$K S O=K S O A D$
QO TO 600
C NUMERIC SOURCE ZERO INDICATES IMMEDIATE MODE
544 CALL NUMB (LLINE, 17,KSOAD, ERSO, 0, 2047)
$K S O=K S O A D$
IF (ISCRP. NE. O) ERSO $=97$
C CHECK IF IT'S AN IM JMP-DNO SCE 1 AT ALL.

```
PAGE OOOS HASSY FTN4 COMPILER: HP24177 (SEPT. 1974)
```

0393
0394 0395 0396 0397
0398 0399
0400 0401 0402 0403 0404 0405 0406 0407 0408 0409 0410
0411
0412 0413 0414 0415 0416 0417 0418 0419 0420 0421 0422 0423 0424 0425 0426 0427 0428 0429 0430
0431
0432 0433 0434 0435 0436 0437 0438 0439 0440 0441 0442 0443 0444 0445 0446 0447 0448

```
C USE SCE1 BITS 0,1,2,4 TO GIVE 11 FOR JMPG
C
    IF(KDAD.NE. 1. AND. KDAD.NE. O)GO TO 545
C IT'S A UMP (OR JSUBR) SO INSERT EXTRA IMMED BITS
C BIT 7 :
4060 KT=IAND (KSOAD,0002OOB)
    KSOAD=KSOAD-KT
    KT=KT / 12g
    KS1AD=IOR (KS1AD,KT)
C BIT 8:
    KT=IAND (KSOAD,OOO4OOB)
    KSOAD=KSOAD-KT
    KT=KT/128
    KSIAD=1OR(KS1AD,KT)
C BIT 9 :
    KT=IAND (KSOAD, 001000B)
    KSOAD=KSOAD-KT
    KT=KT/12日
    KS1AD=IOR (KSLAD,KT)
C BIT 10:
    KT=IAND (KSOAD, OO20OOB)
    KSOAD=KSOAD-KT
    KT=KT/64
    KS1AD=IOR (KS1AD,KT)
    GO TO 5B9
5 4 5 ~ C O N T I N U E ~
C THERE WAS A CHECK HERE FOR }7\mathrm{ BIT IMMED INDICATOR CHAR -REMO
    IF(KS1AD.GT. 23) LWARN=24
    IF(KS1AD.GT. 7. AND.KS1AD.LT. 16) LWARN =15
                    IF (KSOAD. GT. 127) ERSO=127
C REMOVE BIT 6 FROM SCE O
589 KT=IAND (KSOAD,O001OOB)
    KSOAD=KSOAD-KT
        KT=KT/B
C TO BIT 3 IN SCE 1
    KS1AD=IOR (KS1AD,KT)
C CANNOT USE BIT & OF DEST DURING IM
555 CONTINUE
    IF (KDAD.GT. 15) ERD=6
    KT=IAND (KSOAD, OOOO40B)
    KSOAD=KSOAD-KT
    KT=KT/2
C INSERT BIT 5 SCE O IN DEST BIT 4
    KDAD=IOR (KDAD,KT)
    KIM=100000B
    GO TO 600
C THIS IS FOR SCRATCH RAM O
5 5 0 ~ C A L L ~ N U M B ~ ( L L I N E , ~ 2 0 , K S O A D , ~ E R S O , 0 , 1 5 ) ~
554 KSOAD=KSOAD+16
    KSO=KSOAD
    IF (ISCRP. NE. O)ERSO=99
600 KSIAD1=KS1AD*32
    KSOAD1=IOR (KSOAD, KS1AD1)
    KDAD1=KDAD*1024
    KSOAD1=IOR (KSOAD1,KDAD1)
    KSOAD1=1OR (KSOAD1,KIM)
```

PAGE 0009 HASSY FTN4 COMPILER: HP24177 (SEPT. 1974)


PAGE OO10 HASSY FTNA CDMPILER: HP24177 (SEPT. 1974)

0505
0506
0507
0508
0509
0510
0511
0512
0513
0514
0515
0516
0517
0518
0519 0520
0521
0522
0523
0524
0525
0526
0527
0528
0529
0530
0531
0532
0533
0534
0535
0536
0537
0538
0539
0540
0541
0542
0543
0544
C
2911 FORMAT $X$, I4, "WARNINGS TOTAL")
WRITE (LU, 891)KER
786 WRITE(1, 891) KER
WRITE (1,2911) KWARN
WRITE (1,2712) IADDR
2712 FORMAT (X,I5, "WAS THE LAST ADDR USED")
IF (LOBJD. NE. IHH) GO TO 906
$911 \quad J K=4$
C JK POINTING AT FIRST COUNT IN OFILE
$912 \quad$ KOSND = OFILE $(\mathrm{JK})+2$
IF (KOSND. EQ. 2) GO TO 905
IF (KOSND. LT. 2) STOP 77
IF (KOSND. GT. 1000) GO TO 913
C NOW COPY OUT ONE FILE TD COFILE \& SEND IT TO HARM
$J=1$
DO $910 \quad J K=J K, K O S N D+J K-1$
IF(J.GT. 1000) GO TO 913
$\operatorname{COFIL}(J)=$ OFILE (JK)
$910 \quad J=J+1$
1075 CONTINUE
C SEND ONE CONTIGUOUS SLAB TO HARMONIAC
CALL EXEC (2, ICON4, COFIL, KOSND)
C GO COPY DUT ANOTHER DATA FILE
GO TO 912
C BEGIN DATA SECTION (FOR MAIN MEM O OR 1)
C OR NEW ORG - PMEM
989 IERDAT $=0$
IF (LLINE (2). NE. 1HP) GO TD 2000
C START NEW PROGRAM ORIGIN - SEPARATED SEGMENT
IDAT $=0$
C OVERWRITE DEFAULT ORG. IF NO PRQGRAM HAS PRECEDED THIS
IF (KRES. EQ. 6) KRES $=4$
CALL NUMB (LLINE, 5, IADDR, IERDAT, 0, 8192)
$I A D D=I O R(I A D D R, O 70000 B)$
C ADDR WITHIN P
OF ILE (KRES +1 ) $=$ IADD
IKNTP $=K R E S$
$K R E S=K R E S+2$
KNTWD=0
IF (LU. EQ. 99) ©0 T0 2010
WRITE(LU, 2010)LINE, (RFILE (JK, J), JK=1,20)
2010 FORMAT (X, I5, " NEW PROGRAM SEGMENT BEGINS $", 2 O A 2)$
IF (IERDAT. NE. O)WRITE (LI, 987) IERDAT
IF (IERDAT. NE. O) KER $=K E R+1$
GO TO 640
2000 CONTINUE
IF (LLINE (2). NE. IHM)IERDAT $=1$
$I D A T=1 H D$
CALL NUMB (LLINE, 3, MEM, IERDAT, 0, 1)
CALL NUMB (LLINE,5, IADDR, IERDAT, 0, 28672)
$I A D D=I A D D R$
$I F(M E M . E Q .1) I A D D=I O R(I A D D R, 100000 B)$
KNTWD $=0$
C DVERWRITE DEFAULT ORG IF NO PROG/DATA HAS PRECEEDED THIS

PAGE OO11 HASSY FTNA COMPILER：HF24177（SEPT．1974）

```
0561 IF (KRES.EQ. 6) KRES=4
0562 IKNTP=KRES
0563 OFILE (KRES+1)=IADD
0564 KRES=KRES+2
0 5 6 5 ~ I F ( L U . E Q . 9 9 ) ~ G O ~ T O ~ 6 4 0
0566 WRITE(LU,979)LINE, (RFILE (JK,J), JK=1,20)
0567 979 FORMAT(X,I5," DATA FILE FOR MAIN MEM BEGINS ", 2OA2)
0 5 6 8 ~ G O ~ T O ~ 6 4 0 ~
0569 C DOING DATA AREA
0570 981 CALL NUMB(LLINE, 1,KSOAD1,IERDAT, -32768,32767)
0571 OFILE (KRES)mKSOAD1
0572 KRES=KRES+1
0573 IF(LU.EQ.99) QO TO 984
0574 GO TO 793
0575 631 WRITE(LU,982)LINE,HEXA(1), HEXA(2), HEXA(3),HEXA(4)
0576 1,HEXL(1),HEXL (2), HEXL(3), HEXL (4)
0577 2,(RFILE (JK,J), 以K=1,20)
O578 982 FORMAT(X,I5," ",4A1," ",4A1," ",2OA2," ")
0579 IF(IERDAT.EQ.O) GO TO 985
0580 WRITE(LU, 987)IERDAT
0581 KER=KER+1
0582 987 FORMAT(" DATA CODE/ADDR ERROR !", I5,"_e")
0583 985 WRITE(LU, 984)
0584 984 FORMAT(" ")
0585 KNTWD=KNTWD+1
0586 OFILE(IKNTP)=KNTWD
0587 GO TO 922
0588 903 WRITE(LI, 904)
0589 904 FORMAT (X, 1," NO END MARKER (^) !")
0 5 9 0 ~ G O ~ T O ~ 9 0 5 ~
0591 913 WRITE(LI, 914)
0592 914 FORMAT(X, /," OBJECT FILE IS FULL !"
0593 2 )
0594 GOTO 905
0 5 9 5 9 0 6 ~ C A L L ~ E X E C ( 1 5 , ~ I C O N , ~ O F I L E , 1 0 0 0 , H O B , J N , O )
0596 905 RETURN
0597 END
0598 $
****草 LIST END *并年*
```


## APPENDIX V - HARMONIAC SPECIFICATIONS

* Instruction time: 140 nanoseconds (150 nanoseconds in prototype due to clock jitter).
* Master clock period: 47 nanoseconds.
* Timing: Three phase.
* Method of operation: Simultaneous transfer of two operands from their sources to a destination which may be an arithmetic operation or memory, using twin tristate buses.
* Memories: Program - up to 1 K ROM, IK RAM ( 32 X 74 S 201 ) Data memories - two identical, up to 28 K each (96x 93425)

Table memory - one of 1 K ROM ( $1 \times 6068$ sine)
(Prototype Program memory is 512 words RAM, data memories are 3 K words each, table is $1 \mathrm{~K} \times 10$ sine).

* Memory addressing: automatic push or pop.
* Array Multiplier: Full $16 \times 16$ multiply, 225 nanosecond maximum, using $32 \times 93 \mathrm{~S} 43$ ( $2 \times 4$ bit).

Arithmetic: ADD, AND, OR, SUB, compare using $4 \times 74$ S 181
(compare is $=, \neq>,<, \geqslant$ ).

* Input, output: Direct memory access.
* Total DIP count 440.
* Power consumption: 5V © 27A Typical (135 W).
* Construction: Wire wrap socket array $45 \mathrm{~cm} \times 40 \mathrm{~cm}$ approx.

