Search:
Title Achieved IPC Performance (Still the Foundation for Efficiency)
Author(s) Liedtke, Jochen
Elphinstone, Kevin, Faculty of Engineering, UNSW
Schonberg, Sebastian
Hartig, Hermann
Heiser, Gernot, Computer Science & Engineering, Faculty of Engineering, UNSW
Islam, Nayeem
Jaeger, Trent
Resource Type Conference Paper
Conference Details
Publication Details
Description/Abstract Extensibility can be based on cross-address-space communication or on grafting application-specific modules into the operating system. For comparing both approaches, we need to explore the best achievalbe performance for both models. This paper reports the achieved performance of cross-address-space communication for the L4 microkernel on Intel Pentium, MIPS R4600 and DEC Alpha. The direct cost ranges from 81 cycles (Alpha) to 115 cycles (Pentium). Since only 2.5% of the L1 cache are required (Pentium) the average indirect costs are not expected to be much higher.
Language EN
Rights
Publisher Statement ©1997 IEEE. Personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution to servers or lists, or to reuse any copyrighted component of this work in other works must be obtained from the IEEE.
Published Version
Citation Link
Full TextAvailable  
Total Attachment(s)1

Copyright & Disclaimer | Privacy | Contact | Back To Top

© Copyright 2005 The University of New South Wales, Sydney NSW 2052 Australia
Telephone +61 2 9385 1000 CRICOS Provider Code 00098G ABN 57 195 873 179